1 Introduction

PULPino is an open-source microcontroller-like platform featuring a 32-bit RISC-V core. PULPino evolved from the effort of publishing PULP, the Parallel Ultra-Low-Power Platform that is developed as a joint project between ETH Zurich and the University of Bologna, as open-source. Since PULP is a huge project, PULPino has been created as a first-step which re-uses the IPs and cores that were developed for PULP. While the focus for PULP is on extreme energy-efficiency, the spotlight for PULPino is on simplicity and ease of use.

2 RISCY - Signal Processing ISA Extensions

Our goal is to create a platform for low power signal processing, this means tuning the core micro-architecture and the ISA towards this goal. For this purpose we have created non-standard RISC-V instruction set extensions. Those extensions have a low overhead in terms of area and power when they are not in active use. Where those extensions are applicable, they allow for speedups of up to 2x.

The first set of extensions that were created are hardware loops, post-incrementing load and stores, multiply-accumulate with optional sub-word selection and extensions for the ALU that can perform common operations like minimum, maximum, average and absolute value in one cycle.

<table>
<thead>
<tr>
<th>Baseline</th>
<th>Hardware loops</th>
<th>Post increment</th>
</tr>
</thead>
<tbody>
<tr>
<td>mv x4, 0</td>
<td>mv x1, 100</td>
<td>lw x2, 0(x10)</td>
</tr>
<tr>
<td>dt</td>
<td>add x2, x1, 1</td>
<td>lw x2, 4(x11)</td>
</tr>
<tr>
<td>add x2, x2, 1</td>
<td>add x2, x3, 1</td>
<td>lw x2, 4(x11)</td>
</tr>
<tr>
<td>add x2, x4, 4</td>
<td>add x2, x3, 4</td>
<td>lw x2, 4(x11)</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Simple vector addition

\[
\text{for } (i = 0; i < 100; i++) \{
\quad (i) = (i) + 1;
\}
\]

Instruction Interface

PULPino is a simple 4-stage in-order RISC-V core with support for vectorized interrupts on 32 lines, events so that the core can sleep and save energy, exceptions on illegal instructions and memory accesses, basic debug support with software breakpoints and the possibility to use core internal performance counters.

3 RISCY - Implementation

RISCY is a simple 4-stage in-order RISC-V core with support for vectorized interrupts on 32 lines, events so that the core can sleep and save energy, exceptions on illegal instructions and memory accesses, basic debug support with software breakpoints and the possibility to use core internal performance counters.

4 PULPino

PULPino is a minimal system focused on the core. It has no caches, no memory hierarchy and no DMA. It re-uses the peripherals and the core from the PULP project. It contains an event unit that can put the core to sleep and wake it up when there is an event or interrupt from a peripheral.

To program PULPino the SPI slave or the advanced debug unit can be used. Both have access to the whole memory map and can control PULPino. PULPino can also be used standalone without an external host that controls it. In this mode it starts by using the boot loader contained in the boot ROM in order to load its program from an external SPI flash.

PULPino is available for RTL simulation, FPGA and ASIC. The first tape-out will be done by the end of January in UMC 65 nm technology as a student project.

5 Conclusion and Outlook

PULPino is being released open-source under the SolderPad license. The release includes the complete PULPino RTL source, all IPs, the RISCY core, the environment for RTL simulation and the complete FPGA build flow.

We are currently working on extending the ISA further towards low power signal processing and adding a simple branch predictor to the core. For even easier extensibility and configuration PULPino is currently being ported to IP-XACT.