Difference between revisions of "Energy Efficient Circuits and IoT Systems Group"
From iis-projects
| (10 intermediate revisions by 2 users not shown) | |||
| Line 9: | Line 9: | ||
</imagemap> | </imagemap> | ||
| + | __NOTOC__ | ||
==Available Projects== | ==Available Projects== | ||
| + | |||
| + | |||
<DynamicPageList> | <DynamicPageList> | ||
| − | |||
category = Available | category = Available | ||
category = EECIS | category = EECIS | ||
| Line 22: | Line 24: | ||
category = EECIS | category = EECIS | ||
</DynamicPageList> | </DynamicPageList> | ||
| − | + | ||
| − | |||
| − | |||
| − | |||
| − | |||
==Completed Projects== | ==Completed Projects== | ||
Revision as of 19:39, 7 May 2020
Available Projects
- Neural Recording Interface and Spike Sorting Algorithm
- Energy-Efficient Edge-Pursuit comparator for ultra-low power ADC
- Design of Streaming Data Platform for High-Speed ADC Data
- Design of Power-Noise-Efficient Discrete-Time Amplifier Using Open-Source Tools
- An Ultra-Low-Power Neuromorphic Spiking Neuron Design
- Energy Efficient Serial Link
- Design of low mismatch DAC used for VAD
- Development of an implantable Force sensor for orthopedic applications
- Energy-efficient Circuits for Fully Wireless Brain-machine Interfaces
- Design of Time-Encoded Spiking Neural Networks (IBM-Zurich)
- Spiking Neural Network for Motor Function Decoding Based on Neural Dust
- Hardware/software codesign neural decoding algorithm for “neural dust”
- Exploring feature selection and classification algorithms for ultra-low-power closed-loop systems for epilepsy control
- Application Specific Frequency Synthesizers (Analog/Digital PLLs)
Active Projects
