FPGA
From iis-projects
Revision as of 19:50, 10 February 2015 by Weberbe (talk | contribs) (Created page with "In an FPGA (Field Programmable Gate Array) Project you will be implementing a digital project using a development board that houses a programmable FPGA a...")
In an FPGA (Field Programmable Gate Array) Project you will be implementing a digital project using a development board that houses a programmable FPGA and a series of peripherals. Such projects allow you to quickly realize prototypes and/or testbeds used to simulate the behavior of large systems. In such a project you will
- Learn how to program the FPGA board
- Understand the different available peripherals on your system board
- Develop your architecture using Hardware Description Languages (HDL) such as Verilog or VHDL
- Run your system on the development board and collect the results.
Available Projects
- Evaluating The Use of Snitch In The PsPIN RISC-V In-network Accelerator (M)
- A FPGA-based data streaming system that enables real-time monitoring of cell culture and neuroactivities
- Physics is looking for PULP
- High Speed FPGA Trigger Logic for Particle Physics Experiments
- Real-Time Implementation of Quantum State Identification using an FPGA
- Resilient Brain-Inspired Hyperdimensional Computing Architectures
- Compressed Sensing vs JPEG
Projects in Progress
- ASIC Development of 5G-NR LDPC Decoder
- Channel Estimation for 5G Cellular IoT and Fast Fading Channels
Completed Projects
- A Flexible FPGA-Based Peripheral Platform Extending Linux-Capable Systems on Chip (1-3S/B)
- Precise Ultra-low-power Timer
- Efficient Synchronization of Manycore Systems (M/1S)
- Advanced 5G Repetition Combining
- Next Generation Synchronization Signals
- Transforming MemPool into a CGRA (M)
- Minimum Variance Beamforming for Wearable Ultrasound Probes
- Compression of Ultrasound data on FPGA
- Towards the Ariane Desktop: Display Output for Ariane on FPGA under Linux (S/B/G)
- Ottocore: A Minimal RISC-V Core Designed for Teaching (B/2G)
- LLVM and DaCe for Snitch (1-2S)
- Bringup and Evaluation of an Energy-efficient Heterogeneous Manycore Compute Platform (1-2S)
- A Snitch-Based SoC on iCE40 FPGAs (1-2S/B)
- Manycore System on FPGA (M/S/G)
- LightProbe - 200G Remote DMA for GPU FPGA Data Transfers
- A Flexible Peripheral System for High-Performance Systems on Chip (M)
- A Snitch-based Compute Accelerator for HERO (M/1-2S)
- Energy-Efficient Brain-Inspired Hyperdimensional Computing
- Ibex: FPGA Optimizations
- Timing Channel Mitigations for RISC-V Cores
- HERO: TLB Invalidation
- Indoor Positioning with Bluetooth
- Deep Learning for Brain-Computer Interface
- Turbo Equalization for Cellular IoT
- Shared Correlation Accelerator for an RF SoC
- IoT Turbo Decoder
- BigPULP: Shared Virtual Memory Multicluster Extensions
- Efficient NB-IoT Uplink Design
- BigPULP: Multicluster Synchronization Extensions
- Smart Virtual Memory Sharing
- Hardware Accelerated Derivative Pricing
- Internet of Things Network Synchronizer
- PULPonFPGA: Lightweight Virtual Memory Support - Page Table Walker
- Accelerator for Boosted Binary Features
- Accelerator for Spatio-Temporal Video Filtering
- WCDMA/HSPA+ Synchronization System Design, Implementation, and Testing
- Interfacing PULP with a Brain-Inspired Ultra-Low Power Spiking Cochlea
- System Analysis and VLSI Design of NB-IoT Baseband Processing
- High-speed Scene Labeling on FPGA
- PULPonFPGA: Lightweight Virtual Memory Support - Multi-Level TLB
- High-Throughput Hardware Implementations of Authenticated Encryption Algorithms
- Digital Transmitter for Mobile Communications
- FPGA-Based Digital Frontend for 3G Receivers
- Spatio-Temporal Video Filtering
- PULPonFPGA: Lightweight Virtual Memory Support - Coherency Extensions
- FFT-based Convolutional Network Accelerator
- Synchronisation and Cyclic Prefix Handling For LTE Testbed
- An FPGA-Based Testbed for 3G Mobile Communications Receivers
- Baseband Meets CPU
- Active-Set QP Solver on FPGA
- Vector Processor for In-Memory Computing
