Personal tools

Difference between revisions of "High performance continuous-time Delta-Sigma ADC for magnetic resonance imaging"

From iis-projects

Jump to: navigation, search
(Created page with "thumb|400px ==Short Description== Acquisition of physiological signals to establish health status or to investigate...")
 
(6 intermediate revisions by 2 users not shown)
Line 1: Line 1:
 
[[File: Continuous Time Delta-Sigma Converter Breems.png|thumb|400px]]
 
[[File: Continuous Time Delta-Sigma Converter Breems.png|thumb|400px]]
 
==Short Description==
 
==Short Description==
Acquisition of physiological signals to establish health status or to investigate potential disease has been done since a long time. With the help of microelectronics such acquisition devices have become small and wearable with the requirement of low power consumption while not degrading performance. As the frequency range of physiological signals is limited the reduction of noise by oversampling is convenient when using advanced technology for integration. Delta-Sigma based converters offer the possibility to reduce their quantization noise much below thermal noise and therefore allow for power efficient implementations with high dynamic range. In this work a continuous-time converter for up to 10kHz bandwidth with 80dB SNR will be designed in 130nm CMOS. It will be possible to learn the whole the design cycle including system simulation and layout as a master student, for a semester thesis the work will need to be reduced.
+
Delta-sigma based converters have been the topology of choice for many high performance applications such a medical imaging since several years due to their high dynamic range and high linearity. More recently the main implementation technique has changed from discrete-time switched capacitor to continuous-time, RC based structures, because they offer implicit filtering, do not need as much buffering in front and can be realized with less power consumption. In this thesis a continuous-time delta-sigma modulator for up to 5MHz bandwidth and 80dB SNDR will be investigated first at behavioral level, followed by a circuit design in 130nm CMOS. It will be possible to learn the whole the design cycle including system simulation and layout as a master student.
  
 
===Status: Available ===
 
===Status: Available ===
: Looking for 1-2 Semester/Master students
+
: Looking for 1-2 Master students
 
: Contact: [[:User:Burger | Thomas Burger]]
 
: Contact: [[:User:Burger | Thomas Burger]]
 
===Prerequisites===
 
===Prerequisites===
Line 27: Line 27:
  
 
[[#top|↑ top]]
 
[[#top|↑ top]]
 +
 
==Detailed Task Description==
 
==Detailed Task Description==
  
Line 45: Line 46:
 
[[Category:Available]]
 
[[Category:Available]]
 
[[Category:Master Thesis]]
 
[[Category:Master Thesis]]
[[Category:Semester Thesis]]
+
[[Category:Analog IC Design]]
 
 
 
[[#top|↑ top]]
 
[[#top|↑ top]]
 
<!--  
 
<!--  

Revision as of 17:13, 4 December 2018

Continuous Time Delta-Sigma Converter Breems.png

Short Description

Delta-sigma based converters have been the topology of choice for many high performance applications such a medical imaging since several years due to their high dynamic range and high linearity. More recently the main implementation technique has changed from discrete-time switched capacitor to continuous-time, RC based structures, because they offer implicit filtering, do not need as much buffering in front and can be realized with less power consumption. In this thesis a continuous-time delta-sigma modulator for up to 5MHz bandwidth and 80dB SNDR will be investigated first at behavioral level, followed by a circuit design in 130nm CMOS. It will be possible to learn the whole the design cycle including system simulation and layout as a master student.

Status: Available

Looking for 1-2 Master students
Contact: Thomas Burger

Prerequisites

AIC

Character

30% Theory
20% System Simulation (Matlab/Simulink)
50% Circuit Design

Professor

Qiuting Huang

↑ top

Detailed Task Description

Goals

Practical Details

Results

Links

↑ top