Personal tools

LightProbe - Design of a High-Speed Optical Link

From iis-projects

Revision as of 08:38, 13 September 2016 by Phager (talk | contribs) (Created page with "thumb|600px == Short Description == In the DigitalUltrasoundHead (now LightProbe) project we are building a digital ultrasound transducer head fo...")
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Jump to: navigation, search
LP-firmware.png

Short Description

In the DigitalUltrasoundHead (now LightProbe) project we are building a digital ultrasound transducer head for medical imaging, which incorporates the entire ultrasound analog frontend and outputs digitally pre-processed samples over an optical high-speed link.

At full operation the frontend produces a digital stream of several Gbit per second. In order to transport this data-rate efficiently from the head to the backend processing system, we use a optical high-speed link.

The goal of this project is to implement this optical link between two FPGAs and design the higher level communication protocol running on that link. To achieve multi Gbit/s datarates you will use the GTP/GTX Transceivers, which can be found has hard IPs on state-of-the art FPGAs. These transceiver can achieve 6.6Gb/s and 16.3Gb/s respectively over a single LVDS pair or one optical fiber channel.


Tasks

LPi-optical.jpg

You will work with our prototype custom FPGA board (see Picture) and a Kintex Ultrascale board from Xilinx. You will be given two running (and tested!) dummy projects (one for each board), with the most basic link working. Your tasks are

  • Building the complete link including the required infrastructure on both sides.
  • Come up with your own higher level communication protocol and implement it.
  • Test and measure the speed you can achieve over your link using your protocol.

This is an advanced FPGA project and ideal if you want to master more complex FPGA design, which extensively use both hard and software IPs. Using these IPs allows to build rather easily very complex system. You will be extensively working with the Xilinx Vivado Tool.


Prerequisites

  • VLSI I
  • Basic C

Status: Available

Looking for Interested Students
Supervision: Pascal Hager

Character

10% Preparations - understand given projects
30% Implementation of the link
50% Protocol design and test
10% Measurements


Professor

Luca Benini

↑ top