Personal tools

Difference between revisions of "PULP"

From iis-projects

Jump to: navigation, search
(Created page with "==PULP - an Open-Source Parallel Ultra-Low-Power Processing-Platform== This is a joint project between the [http://www.iis.ee.ethz.ch Integrated Systems laboratory (IIS)] of ...")
 
m (PULP - an Open-Source Parallel Ultra-Low-Power Processing-Platform)
Line 1: Line 1:
 
==PULP - an Open-Source Parallel Ultra-Low-Power Processing-Platform==
 
==PULP - an Open-Source Parallel Ultra-Low-Power Processing-Platform==
  
This is a joint project between the [http://www.iis.ee.ethz.ch Integrated Systems laboratory (IIS)] of ETH Zurich (IIS) and the [http://www-micrel.deis.unibo.it/sitonew Energy-efficient Embedded Systems] (EEES) of UNIBO to develop an open-source scalable Hardware and Software research platform with the goal to break the pJ/op barrier within a power envelope of a few mW.
+
This is a joint project between the [http://www.iis.ee.ethz.ch Integrated Systems laboratory (IIS)] of ETH Zurich (IIS) and the [http://www.dei.unibo.it/en/research/research-facilities/Labs/eess-energy-efficient-embedded-systems] (EEES) of UNIBO to develop an open-source scalable Hardware and Software research platform with the goal to break the pJ/op barrier within a power envelope of a few mW.
  
 
[mailto:lbenini@iis.ee.ethz.ch Inquiries] from interested partners are welcome.
 
[mailto:lbenini@iis.ee.ethz.ch Inquiries] from interested partners are welcome.

Revision as of 12:37, 22 April 2014

PULP - an Open-Source Parallel Ultra-Low-Power Processing-Platform

This is a joint project between the Integrated Systems laboratory (IIS) of ETH Zurich (IIS) and the [1] (EEES) of UNIBO to develop an open-source scalable Hardware and Software research platform with the goal to break the pJ/op barrier within a power envelope of a few mW.

Inquiries from interested partners are welcome.

....more to follow.... stay tuned!

Related Available Projects

Related Chips

  • Pulp v1 The first version of the PULP platform realized in 28nm FDSOI technology with 4 parallel cores.
  • Or10n An optimized implementation of the OpenRISC processor developed to be used within PULP.
  • Sir10us A cryptographic application that uses the Or10n processor developed for PULP.