Personal tools

Difference between revisions of "PULP"

From iis-projects

Jump to: navigation, search
(Related Chips)
(Links)
Line 25: Line 25:
 
===Links===
 
===Links===
 
* [http://www-micrel.deis.unibo.it/sitonew/links/index.html PULP page in University of Bologna]
 
* [http://www-micrel.deis.unibo.it/sitonew/links/index.html PULP page in University of Bologna]
 
+
* [http://compilergroup.elet.polimi.it/doku.php?id=research:pulp LLVM compiler for PULP developed by Politecnico di Milano]
 
[[Category:PULP]]
 
[[Category:PULP]]

Revision as of 07:12, 24 January 2015

PULP - an Open-Source Parallel Ultra-Low-Power Processing-Platform

This is a joint project between the Integrated Systems laboratory (IIS) of ETH Zurich (IIS) and the Energy-efficient Embedded Systems (EEES) group of UNIBO to develop an open-source scalable Hardware and Software research platform with the goal to break the pJ/op barrier within a power envelope of a few mW.

Inquiries from interested partners are welcome.

....more to follow.... stay tuned!

Related Available Projects

Related Chips

  • Pulp v1 The first version of the PULP platform realized in 28nm FDSOI (RVT) technology with 4 parallel cores.
  • Pulp v2 The second version of the PULP platform realized in 28nm FDSOI (LVT) technology with 4 parallel cores.
  • Or10n An optimized implementation of the OpenRISC processor developed to be used within PULP.
  • Sir10us A cryptographic application that uses the Or10n processor developed for PULP.
  • Artemis 4 core PULP system including FPU.
  • Hecate 4 core PULP system with 2 shared FPUs.
  • Selene 4 core PULP system with 1 shared FPU using a logarithmic number system.
  • Diana 4 core PULP system with FPUs designed using approximate computing techniques

Links