Personal tools

Revision history of "Scalable Heterogeneous L1 Memory Interconnect for Smart Accelerator Coupling in Ultra-Low Power Multicores"

From iis-projects

Jump to: navigation, search

Diff selection: Mark the radio boxes of the revisions to compare and hit enter or the button at the bottom.
Legend: (cur) = difference with latest revision, (prev) = difference with preceding revision, m = minor edit.

  • (cur | prev) 20:21, 29 January 2019Fconti (talk | contribs). . (6,805 bytes) (+6,805). . (Created page with "==Introduction== At the Integrated Systems Laboratory (IIS) we have been working for several years on ultra-low-power smart analytics HW in the context of the ''PULP'' (Parall...")