Personal tools

List of redirects

From iis-projects

Jump to: navigation, search

Showing below up to 50 results in range #1 to #50.

View (previous 50 | next 50) (20 | 50 | 100 | 250 | 500)

  1. (M/1-2S): A Snitch-based Compute Accelerator for HERO →‎ A Snitch-based Compute Accelerator for HERO (M/1-2S)
  2. 3D Turbo Coder ASIC Realization →‎ 3D Turbo Decoder ASIC Realization
  3. 3D Turbo Codes →‎ 3D Turbo Coder ASIC Realization
  4. 5G Cellular RF Front-end Design in 28nm CMOS Technology →‎ 5G Cellular RF Front-end Design in 22nm CMOS Technology
  5. A Hardware Architecture for Real-Time Saliency Estimation →‎ Accelerator for Spatio-Temporal Video Filtering
  6. A RISC-V fault-tolerant many-core accelerator for 5G Non-Terrestrial Networks →‎ A RISC-V fault-tolerant many-core accelerator for 5G Non-Terrestrial Networks (1-2S/B)
  7. A Wireless Sensor Network for a Smart LED Lighing control →‎ A Wireless Sensor Network for a Smart LED Lighting control
  8. Ab-initio Quantum Transport Simulation of Hetero-Bilayer Tunnel Field-Effect Transistors →‎ Quantum transport in 2D heterostructures
  9. Ab-initio modeling of ballistic thermal transport →‎ Integrated silicon photonic structures
  10. Adaptively Controlled Hysteresis Curve Tracer For Polymer Piezoelectrics (1 S/B) →‎ Adaptively Controlled Polarization And Hysteresis Curve Tracing For Polymer Piezoelectrics (1 S/B)
  11. Adaptively Controlled Hysteresis Curve Tracer For Polymer Ultrasonic Transducers (1 S/B) →‎ Adaptively Controlled Polarization And Hysteresis Curve Tracing For Polymer Piezoelectrics (1 S/B)
  12. Adding Linux Support to our DMA engine (1-2S/B) →‎ Adding Linux Support to our DMA Engine (1-2S/B)
  13. Advanced Physical Design: Reinforcement Learning for Macro Placement and Mix-Placer →‎ Advanced Physical Design: Reinforcement Learning for Macro Placement and Mix-Placer (B/1-2S))
  14. Advanced Physical Design: Reinforcement Learning for Macro Placement and Mix-Placer (B/1-2S)) →‎ Advanced Physical Design: Reinforcement Learning for Macro Placement and Mix-Placer (B/1-2S)
  15. Advanced Repetition Combining →‎ Advanced 5G Repetition Combining
  16. All the flavours of FFT on MemPool →‎ All the flavours of FFT on MemPool (1-2S/B)
  17. An FPGA-Based Testbed for 4G/LTE Mobile Communication →‎ Baseband Processor Development for 4G IoT
  18. Autonomous Smart Sensors for IoT →‎ Category:SmartSensors
  19. BLISS →‎ BLISS - Battery-Less Identification System for Security
  20. Bateryless Imaging Neural Network →‎ Convolutional Neural Networks in Bateryless Nodes
  21. Belfanti →‎ User:Belfanti
  22. Bioprojects →‎ Biomedical Circuits, Systems, and Applications
  23. Build the Fastest 2G Modem →‎ Build the Fastest 2G Modem Ever
  24. CLIC for the CVA 6 →‎ CLIC for the CVA6
  25. Cell Measurements for the Internet of Things →‎ Cell Measurements for the 5G Internet of Things
  26. Channel Shortening ASIC →‎ Channel Shortening Prefilter
  27. Channel Shortening Prefilter →‎ VLSI Implementation of a Channel Shortener
  28. Characterization techniques for silicon photonics →‎ Implementation of Computationally Efficient Scattering Mechanisms for Periodic Devices and 2D Materials
  29. Coherence-Capable Write-Back L1 Data Cache for Ariane →‎ Coherence-Capable Write-Back L1 Data Cache for Ariane (M)
  30. Configurable Ultra low power LDO →‎ Configurable Ultra Low Power LDO
  31. Convolutional Network Accelerator →‎ Design and Implementation of a Convolutional Neural Network Accelerator ASIC
  32. Convolutional Neural Networks in Bateryless Nodes →‎ Gomeza old project4
  33. Cryogenic measurements and modeling of electrical devices →‎ Design space exploration of InP Heterojunction Bipolar Transistors (DHBTs)
  34. DaCe on Snitch (M/1-3S) →‎ LLVM and DaCe for Snitch (1-2S)
  35. Deep-Learning Phoneme Recognition from a Ultra-Low Power Spiking Cochlea →‎ Deep-Learning Based Phoneme Recognition from a Ultra-Low Power Spiking Cochlea
  36. Design and Implementation of a multi-mode multi-master I2C Interface →‎ Design and Implementation of a multi-mode multi-master I2C peripheral
  37. Design and VLSI Implementation of a Constrained-Viterbi Algorithm for 3GPP TD-HSPA →‎ Design and VLSI Implementation of a Constrained-Viterbi Algorithm Equalizer for 3GPP TD-HSPA
  38. Design of Charge-Pump PLL in 28nm for 5G communication applications →‎ Design of Charge-Pump PLL in 22nm for 5G communication applications
  39. Development Of A Test Bed For Ultrasonic Transducer Characterization →‎ Development Of A Test Bed For Ultrasonic Transducer Characterization (1 S/B)
  40. Digital Audio High Level Synthesis →‎ Digital Audio High Level Synthesis for FPGAs
  41. Digital Audio High Level Synthesis for FPGAs →‎ Digital Audio Processor for Cellular Applications
  42. Digital Beamforming ASIC for 3D Ultrasound Imaging →‎ Digital Beamforming for Ultrasound Imaging
  43. Digital Front End Design for Narrowband LTE Systems →‎ Time and Frequency Synchronization in LTE Cat-0 Devices
  44. Digital Transmitter Mobile Communications →‎ Digital Transmitter for Mobile Communications
  45. EDGE Evolution Protocol Analyzer →‎ Open Source Baseband Firmware for 2G Cellular Networks
  46. Electrical characterization and optimization of electrochemical random-access memory for analog computing →‎ Phase-change memory devices for emerging computing paradigms
  47. Electron conductance of lithiated SnO2-based anode materials →‎ Electron conductance of lithiated SnO₂ -based anode materials for Li-ion batteries
  48. Electron conductance of lithiated SnO₂ -based anode materials for Li-ion batteries →‎ Stable nonvolatile resistance switching (NVRS) in single-layer 2D Materials
  49. Elliptic Curve Accelerator for zkSNARKS →‎ Elliptic Curve Accelerator for zkSNARKs
  50. Energy Efficient AXI Inteface →‎ Energy Efficient AXI Inteface to Analog Circuit

View (previous 50 | next 50) (20 | 50 | 100 | 250 | 500)