Personal tools

Orphaned pages

From iis-projects

Jump to: navigation, search

The following pages are not linked from or transcluded into other pages in iis-projects.

Showing below up to 50 results in range #1 to #50.

View (previous 50 | next 50) (20 | 50 | 100 | 250 | 500)

  1. (M): A Flexible Peripheral System for High-Performance Systems on Chip
  2. 3D Matrix Multiplication Unit for ITA (1S)
  3. 3D Ultrasound Bubble Tracking
  4. 4th Generation Synchronization
  5. 5G Cellular RF Front-end Design in 22nm CMOS Technology
  6. AMZ Driverless Competition Embedded Systems Projects
  7. ASIC Design of a Gaussian Message Passing Processor
  8. ASIC Design of a Sigma Point Processor
  9. ASIC Development of 5G-NR LDPC Decoder
  10. ASIC Implementation of Jammer Mitigation
  11. ASIC Implementation of a Low-Power mmWave Massive MIMO Equalizer with a Custom Number Format
  12. ASIC implementation of a beamspace massive MIMO-OFDM detector for 5G/6G
  13. ASIC implementation of an interpolation-based wideband massive MIMO detector
  14. ASR-Waveformer
  15. AXI-based Network on Chip (NoC) system
  16. A Demonstrator of Non-Synchronized Hyperdimensional Body Area Networks
  17. A Flexible FPGA-Based Peripheral Platform Extending Linux-Capable Systems on Chip (1-3S/B)
  18. A Flexible Peripheral System for High-Performance Systems on Chip (M)
  19. A Multiview Synthesis Core in 65 nm CMOS
  20. A Novel Constrained-Viterbi Algorithm with Linear Equalization and Grouping Assistance
  21. A Novel Execution Scheme for Ultra-tiny CNNs Aboard Nano-UAVs
  22. A Post-Simulation Trace-Based RISC-V GDB Debugging Server
  23. A RISC-V ISA Extension for Pseudo Dual-Issue Monte Carlo in Snitch (1M/2S)
  24. A RISC-V ISA Extension for Scalar Chaining in Snitch (M)
  25. A RISC-V fault-tolerant many-core accelerator for 5G Non-Terrestrial Networks (1-2S/B)
  26. A Snitch-based Compute Accelerator for HERO
  27. A Trustworthy Three-Factor Authentication System
  28. A Unified-Multiplier Based Hardware Architecture for Elliptic Curve Cryptography
  29. A Unified Compute Kernel Library for Snitch (1-2S)
  30. A Waypoint-based Navigation System for Nano-Size UAVs in GPS-denied Environments
  31. A Wearable System To Control Phone And Electronic Device Without Hands
  32. A Wearable System for long term monitoring of human physiological parameters with E skin sensors
  33. A Wearable Wireless Kidney Function Monitoring System For BioMedical Applications
  34. A Wireless Sensor Network for HPC monitoring
  35. A Wireless Sensor Network for a Smart Building Monitor and Control
  36. A computational memory unit using phase-change memory devices
  37. A mmWave Voltage-Controlled-Oscillator (VCO) for beyond 5G applications
  38. A reduction-capable AXI XBAR for fast M-to-1 communication (1M)
  39. Ab-initio Simulation of Strained Thermoelectric Materials
  40. Accelerating Applications Relying on Matrix-Vector-Product-Like Operations
  41. Accelerating Matrix Multiplication on a 216-core MPSoC (1M)
  42. Accelerating Stencil Workloads on Snitch using ISSRs (1-2S/B)
  43. Accelerators for object detection and tracking
  44. Accurate deep learning inference using computational memory
  45. Active-Set QP Solver on FPGA
  46. Advanced 5G Repetition Combining
  47. Advanced Data Movers for Modern Neural Networks
  48. Advanced EEG glasses
  49. Advanced Physical Design: Reinforcement Learning for Macro Placement and Mix-Placer (B/1-2S)
  50. Adversarial Attacks Against Deep Neural Networks In Wearable Cameras

View (previous 50 | next 50) (20 | 50 | 100 | 250 | 500)