Pages with the most categories
From iis-projects
Showing below up to 100 results in range #1 to #100.
View (previous 100 | next 100) (20 | 50 | 100 | 250 | 500)
- Wearable Ultrasound for Artery monitoring (17 categories)
- Ultrasound-EMG combined hand gesture recognition (16 categories)
- Design of combined Ultrasound and PPG systems (16 categories)
- GPT on the edge (15 categories)
- Digital (15 categories)
- Towards Flexible and Printable Wearables (15 categories)
- BigPULP: Multicluster Synchronization Extensions (14 categories)
- MCU Bus and Memory Generator: implementation of a Highly Configurable bus and memory subsystem for a RISC-V based microcontroller. (14 categories)
- Ultrasound Doppler system development (14 categories)
- Modular Distributed Data Collection Platform (14 categories)
- Testbed Design for Self-sustainable IoT Sensors (14 categories)
- FPGA mapping of RPC DRAM (13 categories)
- Battery indifferent wearable Ultrasound (13 categories)
- Advanced EEG glasses (13 categories)
- Resource Partitioning of RPC DRAM (13 categories)
- Ultra low power wearable ultrasound probe (13 categories)
- Manycore System on FPGA (M/S/G) (13 categories)
- Smart Virtual Memory Sharing (13 categories)
- Low-Energy Cluster-Coupled Vector Coprocessor for Special-Purpose PULP Acceleration (13 categories)
- Hypervisor Extension for Ariane (M) (13 categories)
- Automatic unplugging detection for Ultrasound probes (13 categories)
- Design of combined Ultrasound and Electromyography systems (13 categories)
- Design of a High-performance Hybrid PTZ for Multimodal Vision Systems (13 categories)
- Object Detection and Tracking on the Edge (13 categories)
- Design of a Low Power Smart Sensing Multi-modal Vision Platform (13 categories)
- Peripheral Event Linking System for Real-time Capable Energy Efficient SoCs (13 categories)
- Transforming MemPool into a CGRA (M) (12 categories)
- PULPonFPGA: Lightweight Virtual Memory Support - Multi-Level TLB (12 categories)
- PULPonFPGA: Lightweight Virtual Memory Support - Page Table Walker (12 categories)
- Deep Learning Based Anomaly Detection in ECG Signals Using Foundation Models (12 categories)
- Minimum Variance Beamforming for Wearable Ultrasound Probes (12 categories)
- Efficient Synchronization of Manycore Systems (M/1S) (12 categories)
- An RPC DRAM Implementation for Energy-Efficient ASICs (1-2S) (12 categories)
- Real-Time ECG Contractions Classification (12 categories)
- Visualizing Functional Microbubbles using Ultrasound Imaging (12 categories)
- BCI-controlled Drone (12 categories)
- Implementing DSP Instructions in Banshee (1S) (12 categories)
- Exploratory Development of a Unified Foundational Model for Multi Biosignal Analysis (12 categories)
- Pretraining Foundational Models for EEG Signal Analysis Using Open Source Large Scale Datasets (12 categories)
- Compression of Ultrasound data on FPGA (12 categories)
- Ultrasound based hand gesture recognition (12 categories)
- Baseband Meets CPU (12 categories)
- Streaming Integer Extensions for Snitch (M/1-2S) (12 categories)
- PULPonFPGA: Lightweight Virtual Memory Support - Coherency Extensions (12 categories)
- Bringup and Evaluation of an Energy-efficient Heterogeneous Manycore Compute Platform (1-2S) (12 categories)
- Time Gain Compensation for Ultrasound Imaging (11 categories)
- Efficient Memory Stream Handling in RISC-V-based Systems (M/1-2S) (11 categories)
- Machine Learning on Ultrasound Images (11 categories)
- Enabling Efficient Systolic Execution on MemPool (M) (11 categories)
- Real-time Linux on RISC-V (11 categories)
- Creating a HDMI Video Interface for PULP (11 categories)
- BigPULP: Shared Virtual Memory Multicluster Extensions (11 categories)
- Resource Partitioning of Caches (11 categories)
- Design of a Scalable High-Performance and Low-Power Interface Based on the I3C Protocol (1-3S/B) (11 categories)
- Event-based navigation on autonomous nano-drones (11 categories)
- Building an RTL top level for a Mempool-based Heterogeneous SoC (M/1-3S) (11 categories)
- Fast Accelerator Context Switch for PULP (11 categories)
- CLIC for the CVA6 (11 categories)
- EEG-based drowsiness detection (11 categories)
- Mixed-Precision Neural Networks for Brain-Computer Interface Applications (11 categories)
- Non-blocking Algorithms in Real-Time Operating Systems (11 categories)
- Development of statistics and contention monitoring unit for PULP (11 categories)
- Predict eye movement through brain activity (11 categories)
- Modeling FlooNoC in GVSoC (S/M) (11 categories)
- Routing 1000s of wires in Network-on-Chips (1-2S/M) (11 categories)
- LLVM and DaCe for Snitch (1-2S) (11 categories)
- A RISC-V fault-tolerant many-core accelerator for 5G Non-Terrestrial Networks (1-2S/B) (11 categories)
- Running Rust on PULP (11 categories)
- Smart e-glasses for concealed recording of EEG signals (11 categories)
- A Wireless Sensor Network for HPC monitoring (11 categories)
- Approximate Matrix Multiplication based Hardware Accelerator to achieve the next 10x in Energy Efficiency: Full System Intregration (11 categories)
- EEG earbud (11 categories)
- Evaluating SoA Post-Training Quantization Algorithms (11 categories)
- Fault-Tolerant Floating-Point Units (M) (11 categories)
- In-ear EEG signal acquisition (11 categories)
- Towards the Ariane Desktop: Display Output for Ariane on FPGA under Linux (S/B/G) (11 categories)
- SCMI Support for Power Controller Subsystem (11 categories)
- Cerebellum: Design of a Programmable Smart-Peripheral for the Ariane Core (11 categories)
- Extension and Evaluation of TinyDMA (1-2S/B/2-3G) (11 categories)
- A Snitch-based Compute Accelerator for HERO (M/1-2S) (11 categories)
- A Flexible FPGA-Based Peripheral Platform Extending Linux-Capable Systems on Chip (1-3S/B) (11 categories)
- Training and Deploying Next-Generation Quantized Neural Networks on Microcontrollers (11 categories)
- A Flexible Peripheral System for High-Performance Systems on Chip (M) (11 categories)
- Memory Augmented Neural Networks in Brain-Computer Interfaces (11 categories)
- Implementation of a Small and Energy-Efficient RISC-V-based Vector Accelerator (1M) (11 categories)
- Ultrasound measurement of microbubble stiffness for in situ detection of protease activity in clinical settings (10 categories)
- Zephyr RTOS on PULP (10 categories)
- Ottocore: A Minimal RISC-V Core Designed for Teaching (B/2G) (10 categories)
- Streaming Layer Normalization in ITA (M/1-2S) (10 categories)
- Next Generation Synchronization Signals (10 categories)
- Deep Learning-based Global Local Planner for Autonomous Nano-drones (10 categories)
- Design of a Reconfigurable Vector Processor Cluster for Area Efficient Radar Processing (1M) (10 categories)
- A Unified Compute Kernel Library for Snitch (1-2S) (10 categories)
- Ibex: Tightly-Coupled Accelerators and ISA Extensions (10 categories)
- Enhancing our DMA Engine with Fault Tolerance (10 categories)
- Smart Meters (10 categories)
- Multi issue OoO Ariane Backend (M) (10 categories)
- An FPGA-Based Testbed for 3G Mobile Communications Receivers (10 categories)
- Graph neural networks for epileptic seizure detection (10 categories)
- Design and Implementation of a Fully-digital Platform-independent Integrated Temperature Sensor Enabling DVFS in Open-source Tapeouts (1-3S/B) (10 categories)