Personal tools

Pages with the most categories

From iis-projects

Jump to: navigation, search

Showing below up to 50 results in range #51 to #100.

View (previous 50 | next 50) (20 | 50 | 100 | 250 | 500)

  1. Design of a Scalable High-Performance and Low-Power Interface Based on the I3C Protocol (1-3S/B)‏‎ (11 categories)
  2. BigPULP: Shared Virtual Memory Multicluster Extensions‏‎ (11 categories)
  3. Building an RTL top level for a Mempool-based Heterogeneous SoC (M/1-3S)‏‎ (11 categories)
  4. Event-based navigation on autonomous nano-drones‏‎ (11 categories)
  5. CLIC for the CVA6‏‎ (11 categories)
  6. Fast Accelerator Context Switch for PULP‏‎ (11 categories)
  7. EEG-based drowsiness detection‏‎ (11 categories)
  8. Mixed-Precision Neural Networks for Brain-Computer Interface Applications‏‎ (11 categories)
  9. Non-blocking Algorithms in Real-Time Operating Systems‏‎ (11 categories)
  10. Predict eye movement through brain activity‏‎ (11 categories)
  11. Development of statistics and contention monitoring unit for PULP‏‎ (11 categories)
  12. Routing 1000s of wires in Network-on-Chips (1-2S/M)‏‎ (11 categories)
  13. Modeling FlooNoC in GVSoC (S/M)‏‎ (11 categories)
  14. LLVM and DaCe for Snitch (1-2S)‏‎ (11 categories)
  15. Running Rust on PULP‏‎ (11 categories)
  16. Smart e-glasses for concealed recording of EEG signals‏‎ (11 categories)
  17. EEG earbud‏‎ (11 categories)
  18. A RISC-V fault-tolerant many-core accelerator for 5G Non-Terrestrial Networks (1-2S/B)‏‎ (11 categories)
  19. Evaluating SoA Post-Training Quantization Algorithms‏‎ (11 categories)
  20. In-ear EEG signal acquisition‏‎ (11 categories)
  21. A Wireless Sensor Network for HPC monitoring‏‎ (11 categories)
  22. Fault-Tolerant Floating-Point Units (M)‏‎ (11 categories)
  23. Towards the Ariane Desktop: Display Output for Ariane on FPGA under Linux (S/B/G)‏‎ (11 categories)
  24. Approximate Matrix Multiplication based Hardware Accelerator to achieve the next 10x in Energy Efficiency: Full System Intregration‏‎ (11 categories)
  25. SCMI Support for Power Controller Subsystem‏‎ (11 categories)
  26. Cerebellum: Design of a Programmable Smart-Peripheral for the Ariane Core‏‎ (11 categories)
  27. Extension and Evaluation of TinyDMA (1-2S/B/2-3G)‏‎ (11 categories)
  28. Training and Deploying Next-Generation Quantized Neural Networks on Microcontrollers‏‎ (11 categories)
  29. A Snitch-based Compute Accelerator for HERO (M/1-2S)‏‎ (11 categories)
  30. Implementation of a Small and Energy-Efficient RISC-V-based Vector Accelerator (1M)‏‎ (11 categories)
  31. A Flexible FPGA-Based Peripheral Platform Extending Linux-Capable Systems on Chip (1-3S/B)‏‎ (11 categories)
  32. Memory Augmented Neural Networks in Brain-Computer Interfaces‏‎ (11 categories)
  33. A Flexible Peripheral System for High-Performance Systems on Chip (M)‏‎ (11 categories)
  34. Time Gain Compensation for Ultrasound Imaging‏‎ (11 categories)
  35. Efficient Memory Stream Handling in RISC-V-based Systems (M/1-2S)‏‎ (11 categories)
  36. Ibex: Tightly-Coupled Accelerators and ISA Extensions‏‎ (10 categories)
  37. Smart Meters‏‎ (10 categories)
  38. Enhancing our DMA Engine with Fault Tolerance‏‎ (10 categories)
  39. Graph neural networks for epileptic seizure detection‏‎ (10 categories)
  40. Design and Implementation of a Fully-digital Platform-independent Integrated Temperature Sensor Enabling DVFS in Open-source Tapeouts (1-3S/B)‏‎ (10 categories)
  41. A Unified Compute Kernel Library for Snitch (1-2S)‏‎ (10 categories)
  42. Multi issue OoO Ariane Backend (M)‏‎ (10 categories)
  43. Shared Correlation Accelerator for an RF SoC‏‎ (10 categories)
  44. Extend the RI5CY core with priviledge extensions‏‎ (10 categories)
  45. Big Data Analytics Benchmarks for Ara‏‎ (10 categories)
  46. Enhancing our DMA Engine with Vector Processing Capabilities (1-2S/B)‏‎ (10 categories)
  47. PULPonFPGA: Lightweight Virtual Memory Support - Physically Contiguous Memory‏‎ (10 categories)
  48. Scaleout Study on Interleaved Memory Transfers in Huge Manycore Systems with Multiple HBM Channels (M/1-3S)‏‎ (10 categories)
  49. An FPGA-Based Testbed for 3G Mobile Communications Receivers‏‎ (10 categories)
  50. Physical Implementation of Ara, PULP's Vector Machine (1-2S)‏‎ (10 categories)

View (previous 50 | next 50) (20 | 50 | 100 | 250 | 500)