Reconfigurability of SHA-3 candidates
From iis-projects
The printable version is no longer supported and may have rendering errors. Please update your browser bookmarks and please use the default browser print function instead.
Short Description
In December 2010, the 5 finalists of the SHA-3 competition were announced. The SHA-3 candidates all need to provide a 256-Bit and a 512-Bit mode. The goal of this project is to implement for each of these candidates a reconfigurable core that is capable of calculating 256-Bit and 512-Bit hashes with the same hardware.
Status: Outdated
- Looking for 1-2 Semester/Master students
- Contact: Christoph Keller
Prerequisities
- VLSI I
- Interest in Cryptography
Character
- 20% Theory
- 55% VHDL Design
- 25% ASIC Implementation
Professor
Detailed Task Description
Goals
Practical Details
Results
Links