Personal tools

Difference between revisions of "4th Generation Synchronization"

From iis-projects

Jump to: navigation, search
Line 45: Line 45:
 
<!-- : [http://www.dz.ee.ethz.ch/en/general-information/about/staff/uid/364.html Hubert Kaeslin] --->
 
<!-- : [http://www.dz.ee.ethz.ch/en/general-information/about/staff/uid/364.html Hubert Kaeslin] --->
  
[[#top|↑ top]]
 
==Detailed Task Description==
 
 
===Goals===
 
===Practical Details===
 
* '''[[Project Plan]]'''
 
* '''[[Project Meetings]]'''
 
* '''[[Design Review]]'''
 
* '''[[Coding Guidelines]]'''
 
* '''[[Final Report]]'''
 
* '''[[Final Presentation]]'''
 
 
==Results==
 
 
==Links==
 
 
[[Category:Digital]]
 
[[Category:Digital]]
 
[[Category:Analog]]
 
[[Category:Analog]]
Line 66: Line 51:
 
[[Category:Master Thesis]]
 
[[Category:Master Thesis]]
  
 
[[#top|↑ top]]
 
 
<!--  
 
<!--  
  

Revision as of 09:37, 2 October 2014

LTE Synchronization.png

Short Description

Wireless communication imposes immense challenges on receiver design in case the transmitter and receiver are not synchronized. Strongly centralized network topologies such as cellular communication networks rely on high-quality hardware at the base transceiver station (BTS). This allows the network to be in sync with a common external signal (such as GPS). On the Mobile Station (MS) side, however, it cannot be guaranteed that such an external common clock signal is available at all times. Therefore, the BTS transmits synchronization data which allows the MS to synchronize in time and frequency to its serving BTS. Each cellular standard (GSM, UMTS, LTE) has its own set of synchronization signals. In this work, the case for LTE and LTE-Advanced shall be analyzed. A selection of synchronization algorithms shall be compared during simulation. The so found best algorithm shall be implemented in VHDL. The resulting code can then be mapped onto an FPGA testbed or it can be used for an ASIC design.

Status: Available

Looking for 1-2 Semester/Master students
Contact: Benjamin Weber

Prerequisites

VLSI I
Interest in Mobile Communication

Character

20% Theory
40% Matlab simulation
40% FPGA or ASIC design

Professor

Qiuting Huang