Personal tools

ASIC Development of 5G-NR LDPC Decoder

From iis-projects

Revision as of 17:48, 22 December 2020 by Lstefan (talk | contribs)
Jump to: navigation, search
5G Communication, Source:
5G LDPC Codes, Source: IEEE Access, DOI: 10.1109/ACCESS.2018.2868963.


Error-correcting codes enable the correction of transmitted bits received over noisy channels and thus are vital for the contemporary wireless communication systems. Low-Density Parity-Check (LDPC) codes represent a class of high-performance error-correcting codes, and therefore, have been adopted for data transmission in the 5G New-Radio (NR). VLSI implementation of the 5G-NR LDPC decoder is a challenging task because it is defined to support large number of case scenarios for low latency on one hand and high decoding performance on the other side. It is worth working with VLSI implementation of 5G-NR LDPC codes because of their practical relevance and high demand for the 5G wireless communication systems.

Project Description

The goal of this project is to develop an efficient ASIC for a 5G-NR LDPC decoder. We will start by proposing an efficient architecture for the 5G-NR LDOC decoder and then implement it using HDL. The developed HDL code will be synthesized and implemented as an ASIC after placement and routing. The breakdown of the tasks will be as follows:

  • Propose architecture for 5G LDPC decoder
  • RTL implementation of the proposed architecture
  • Synthesis of the developed RTL code
  • Placement and routing of the synthesized design
  • A chip tape out is possible if desired by the student

Status: Not Available

Contact: Saleh Usman


An interest in digital signal processing
Knowledge in Verilog/VHDL


20% Modeling of 5G LDPC decoder in MATLAB/C/Cpp
40% Verilog/VHDL implementation
40% ASIC design


Qiuting Huang

↑ top ↑ top