Personal tools

Difference between revisions of "Accelerator for Spatio-Temporal Video Filtering"

From iis-projects

Jump to: navigation, search
m
Line 52: Line 52:
  
 
[[#top|↑ top]]
 
[[#top|↑ top]]
[[Category:Image and Video Processing]] [[Category:Digital]] [[Category:Research]] [[Category:Master Thesis]] [[Category:Semester Thesis]] [[Category:Lukasc]] [[Category:Hot]] [[Category:Available]][[Category:ASIC]][[Category:FPGA]] [[Category:FPGA]] [[Category:2016]]
+
[[Category:Image and Video Processing]] [[Category:Digital]] [[Category:Research]] [[Category:Master Thesis]] [[Category:Semester Thesis]] [[Category:Lukasc]] [[Category:Hot]] [[Category:In progress]] [[Category:ASIC]][[Category:FPGA]] [[Category:FPGA]] [[Category:2016]]

Revision as of 12:21, 6 November 2016

Spatio temporal filtering example where sparse flow vectors are converted to a dense flow-field (from).

Short Description

There are many image and video processing algorithms (e.g. calculation of Optical-Flow, or Image Domain Warps) that are usually solved using large optimization problems. The solution of such large optimization problems in real-time is difficult and sometimes even unfeasible. However, the mathematical structure of some of these problems allows us to approximate their solution by using non-linear filtering in the spatial and temporal domain. These filters scale better in terms of computational complexity than the corresponding optimization problems, and therefore would allow to perform certain video processing steps more efficiently.

In this project, we would like to implement the core parts of an efficient STEA filtering algorithm which has recently been developed in collaboration with Disney Research Zurich.

Status: Available

Scope: Semester or Master Thesis
Looking for 1-2 Interested Students
Supervisors: Michael Schaffner, Lukas Cavigelli

Prerequisites

VLSI I
Introductory course in computer vision (optional)
Interest in computer graphics / computer vision
Matlab, VHDL and C++

Character

10% Theory & Literature Study
20% Evaluations
70% Hw Architecture & ASIC Implementation

Professor

Luca Benini

Partners

Disney Research Zurich

↑ top

Detailed Task Description

Goals

Practical Details


↑ top