Personal tools

Difference between revisions of "Advanced 5G Repetition Combining"

From iis-projects

Jump to: navigation, search
 
(12 intermediate revisions by the same user not shown)
Line 1: Line 1:
 +
[[File:MIB_re.png|600px|thumb|PBCH/MIB Repetitions. Image source: [2].]]
 +
 
== Introduction ==
 
== Introduction ==
  
Cellular standards and networks have traditionally been optimized for the high throughput requirements of modern smartphones. Recently the Internet of Things (IoT) has emerged as a new application with vastly different requirements. Ericsson predicts, that there will be 15 billion smart devices with Internet connectivity. Potential applications include smart metering, tracking in logistics, environmental sensing, and smart buildings. Two new variants of LTE have been standardized to fulfill the 5G requirements for these devices: LTE Cat-M1 (eMTC) and NB-IoT. They both offer reduced cost and power consumption, as well as improved coverage, but Cat-M1 supports more features and has a higher maximum throughput. As part of our communication platform, we are currently developing a modem for the Cat-M1 standard.
+
LTE Cat-M1 (eMTC) is a 5G standard optimized for low energy consumption and excellent coverage. We're currently developing a modem for the Cat-M1 standard. One of the most challenging parts of designing a Cat-M1 IoT modem is improving the coverage by 20 dB. For the so-called PBCH this is especially difficult, since it has not been changed from legacy LTE. While it is transmitted continuously, the data changes every 40 ms. One idea is combining the information of these repetitions, even though they contain changed data [1].
  
 
== Project Description==
 
== Project Description==
  
One of the most challenging parts of designing a Cat-M1 IoT modem is improving the coverage by 20 dB. For the so-called PBCH this is especially difficult, since it has not been changed from legacy LTE. While it is transmitted continuously, the data changes every 40 ms. One idea is combining the information of these repetitions, even though they contain changed data.
+
The current proposal corresponds to a brute-force approach to combining this information. As a first step in your project, you will study ways to reduce the complexity on an algorithmic level. Based on this, you will come up with an efficient architecture to implement this algorithm. You can either design an ASIC with only this block, or integrate it into our RF SoC and test it on an FPGA.
 
 
Your task would be to study these algorithms and finding a way to efficiently implement them in hardware.  
 
  
 +
<!--
 
===Status: Available ===
 
===Status: Available ===
 
: Looking for 1-2 Semester/Master students
 
: Looking for 1-2 Semester/Master students
 
: Contact: [[:User:Lstefan | Stefan Lippuner]]
 
: Contact: [[:User:Lstefan | Stefan Lippuner]]
===Prerequisites===
+
--->
: An interest in wireless communication and signal processing
 
: Matlab programming experience
 
: VHDL experience (VLSI I lecture)
 
<!--  
 
 
===Status: Completed ===
 
===Status: Completed ===
: Fall Semester 2014 (sem13h2)
+
: Student: Candi Wu
: Matthias Baer, Renzo Andri
+
: Supervision: [[:User:Lstefan | Stefan Lippuner]]
--->
 
 
<!--  
 
<!--  
 
===Status: In Progress ===
 
===Status: In Progress ===
Line 26: Line 22:
 
: Supervision: [[:User:Lstefan | Stefan Lippuner]]
 
: Supervision: [[:User:Lstefan | Stefan Lippuner]]
 
--->
 
--->
<!--
+
===Prerequisites===
 +
: An interest in wireless communication and signal processing
 +
: Matlab programming experience
 +
: VHDL experience (VLSI I lecture)
 +
 
 
===Character===
 
===Character===
 
: 30% Theory, Algorithms and Simulation
 
: 30% Theory, Algorithms and Simulation
 
: 40% Hardware Design (HLS/VHDL)
 
: 40% Hardware Design (HLS/VHDL)
 
: 30% FPGA Verification / ASIC implementation
 
: 30% FPGA Verification / ASIC implementation
--->
+
 
  
 
===Professor===
 
===Professor===
Line 55: Line 55:
 
== References ==  
 
== References ==  
  
[1] 3GPP. Release 13. http://www.3gpp.org/release-13, 2016.
+
[1] Sierra Wireless. R1-131043: PBCH Correlation Decoder.
 +
 
 +
[2] All about Wired and Wireless Technology. http://www.simpletechpost.com/2012/06/master-information-block-mib-in-lte.html.
  
 
[[#top|↑ top]]
 
[[#top|↑ top]]
Line 62: Line 64:
 
[[Category:ASIC]]
 
[[Category:ASIC]]
 
[[Category:Telecommunications]]
 
[[Category:Telecommunications]]
[[Category:Available]]
 
 
[[Category:Semester Thesis]]
 
[[Category:Semester Thesis]]
 
[[Category:Master Thesis]]
 
[[Category:Master Thesis]]
 
[[Category:Lstefan]]
 
[[Category:Lstefan]]
[[Category:Hot]]
+
[[Category:Completed]]
 +
[[Category:2020]]
  
 
<!--  
 
<!--  
 +
[[Category:In progress]]
  
 +
[[Category:Available]]
 +
[[Category:Hot]]
  
 
YEAR (IF FINISHED)
 
YEAR (IF FINISHED)

Latest revision as of 09:52, 5 April 2022

PBCH/MIB Repetitions. Image source: [2].

Introduction

LTE Cat-M1 (eMTC) is a 5G standard optimized for low energy consumption and excellent coverage. We're currently developing a modem for the Cat-M1 standard. One of the most challenging parts of designing a Cat-M1 IoT modem is improving the coverage by 20 dB. For the so-called PBCH this is especially difficult, since it has not been changed from legacy LTE. While it is transmitted continuously, the data changes every 40 ms. One idea is combining the information of these repetitions, even though they contain changed data [1].

Project Description

The current proposal corresponds to a brute-force approach to combining this information. As a first step in your project, you will study ways to reduce the complexity on an algorithmic level. Based on this, you will come up with an efficient architecture to implement this algorithm. You can either design an ASIC with only this block, or integrate it into our RF SoC and test it on an FPGA.

Status: Completed

Student: Candi Wu
Supervision: Stefan Lippuner

Prerequisites

An interest in wireless communication and signal processing
Matlab programming experience
VHDL experience (VLSI I lecture)

Character

30% Theory, Algorithms and Simulation
40% Hardware Design (HLS/VHDL)
30% FPGA Verification / ASIC implementation


Professor

Qiuting Huang

↑ top

Related Projects

RF SoCs for the Internet of Things

References

[1] Sierra Wireless. R1-131043: PBCH Correlation Decoder.

[2] All about Wired and Wireless Technology. http://www.simpletechpost.com/2012/06/master-information-block-mib-in-lte.html.

↑ top