Personal tools

Application Specific Frequency Synthesizers (Analog/Digital PLLs)

From iis-projects

Revision as of 06:22, 17 September 2018 by Magnom (talk | contribs) (Created page with "==Short Description== Various aspects of a frequency synthesizers have been widely investigated for several decades, such as output phase noise, output frequency range, lockin...")
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Jump to: navigation, search

Short Description

Various aspects of a frequency synthesizers have been widely investigated for several decades, such as output phase noise, output frequency range, locking time, supply rejection, tolerance to variabilities, spur minimization and input noise rejection. Consequently, numerous innovations have been introduced for improving the performance such as sub-sampling PLL, Multiplying DLL, replica-biasing, DSM noise cancellation, digital-to-time converter based fractional-N synthesis, injection locking and so on. Therefore, a recent frequency synthesizer is highly well-optimized so that its performance is closed to the theoretical limits. In this project, students will learn the key techniques for an advanced frequency synthesizer by designing a frequency synthesizer specific to application specifications.


Status: Available

Looking for 1-2 Semester or master students
Contact: Prof. Taekwang Jang <tjang@ethz.ch>

Prerequisites

Basic knowledge in analog circuit design

Character

30% Theory
30% Simulation
40% Circuit design


Professor

Prof. Taekwang Jang <tjang@ethz.ch>

↑ top

Links

↑ top