Difference between revisions of "Compressed Sensing vs JPEG"
From iis-projects
Line 1: | Line 1: | ||
==Short Description== | ==Short Description== | ||
− | Compressed Sensing (CS) is a signal processing scheme that aims at combining signal acquisition and data compression in one single step. CS can be implemented very efficiently in digital logic, and the encoding (or compression) step can be performed with very little hardware (and power) effort. Instead, the reconstruction (or decompression) step requires fairly sophisticated algorithms. Understood as data compression/decompression strategy, CS is a highly assymmetric CODEC making its application in wireless telemetry applications attractive. | + | Compressed Sensing (CS) is a signal processing scheme that aims at combining signal acquisition and data compression in one single step. CS can be implemented very efficiently in digital logic, and the encoding (or compression) step can be performed with very little hardware (and power) effort. Instead, the reconstruction (or decompression) step requires fairly sophisticated algorithms. Understood as data compression/decompression strategy, CS is a highly assymmetric CODEC making its application in wireless telemetry applications attractive (e.g., smart watches or wireless low power web-cams). |
− | In this project, we are interested in applying CS to low resolution image compression and compare it to well established strategies, | + | In this project, we are interested in applying CS to low resolution image compression and compare it to well-established strategies. E.g., JPEG is a widely used in practice, and is based on transform coding using the DCT (discrete cosine transform), variable quantization and entropy encoding to obtain a more or less lossy compression of raw image data. The computational complexity of both the encoding of raw data and decoding of the image from the compressed data is approximately equal. The goal of this project is to see whether the assymmetry of CS can be leveraged to reduce the hardware complexity and power consumption of the encoding stage, and how the compression performance and image quality compare to JPEG. |
− | |||
− | JPEG is a widely used in practice, and is based on transform coding using the DCT (discrete cosine transform), variable quantization and entropy encoding to obtain a more or less lossy compression of raw image data. The computational complexity of both the encoding of raw data and decoding of the image from the compressed data is approximately equal. | ||
===Status: Available === | ===Status: Available === |
Revision as of 14:11, 6 June 2015
Short Description
Compressed Sensing (CS) is a signal processing scheme that aims at combining signal acquisition and data compression in one single step. CS can be implemented very efficiently in digital logic, and the encoding (or compression) step can be performed with very little hardware (and power) effort. Instead, the reconstruction (or decompression) step requires fairly sophisticated algorithms. Understood as data compression/decompression strategy, CS is a highly assymmetric CODEC making its application in wireless telemetry applications attractive (e.g., smart watches or wireless low power web-cams).
In this project, we are interested in applying CS to low resolution image compression and compare it to well-established strategies. E.g., JPEG is a widely used in practice, and is based on transform coding using the DCT (discrete cosine transform), variable quantization and entropy encoding to obtain a more or less lossy compression of raw image data. The computational complexity of both the encoding of raw data and decoding of the image from the compressed data is approximately equal. The goal of this project is to see whether the assymmetry of CS can be leveraged to reduce the hardware complexity and power consumption of the encoding stage, and how the compression performance and image quality compare to JPEG.
Status: Available
- Looking for 1 Master student
- Supervision: David Bellasi
Character
- 10% Theory
- 60% Matlab Simulation
- 30% VLSI design
Prerequisites
- Matlab, VHDL
- VLSI I