Personal tools

DMA Streaming Co-processor

From iis-projects

Revision as of 15:28, 13 May 2015 by Schaffner (talk | contribs)
Jump to: navigation, search
a) 5- and 9-stencil arrangements, b) resulting matrix structure for least-squares problems.

Short Description

Linear solvers can be used in many image and video processing applications, e.g. for optical-flow calculation or image domain warping (IDW). In a recent publication we estimated the area, throughput and power consumption for different solver implementations, and we would now like to verify some of these estimated results using post-layout simulations and ASIC measurements. Besides the verification of these results, we are interested in how well estimation methods at various levels (pre-RTL estimations, gate-level simulations, post-layout simulations) actually match with the measurements of a fabricated ASIC.


Status: Available

Scope: Semester or Master Thesis
Looking for 1-2 Interested Students
Supervisors: Frank Gürkaynak, Michael Schaffner

Prerequisites

VLSI I
Basic Linear Algebra Course
Matlab, VHDL and C++

Character

25% Theory & Literature Study
25% Evaluations
50% Hw Architecture & ASIC Implementation


Professor

Luca Benini

Partners

Disney Research Zurich

↑ top

Detailed Task Description

Goals

Practical Details


↑ top