Difference between revisions of "Developing a Transposition Unit to Accelerate ML Workloads (1-3S/B)"
From iis-projects
(Created page with "<!-- Creating Developing a Transposition Unit to Accelerate ML Workloads (1-3S/B) --> Category:Digital Category:High Performance SoCs Category:Computer Architecture...") |
|||
| (4 intermediate revisions by 2 users not shown) | |||
| Line 6: | Line 6: | ||
[[Category:2022]] | [[Category:2022]] | ||
[[Category:Semester Thesis]] | [[Category:Semester Thesis]] | ||
| + | [[Category:Bachelor Thesis]] | ||
[[Category:Tbenz]] | [[Category:Tbenz]] | ||
[[Category:Jungvi]] | [[Category:Jungvi]] | ||
| − | [[Category: | + | [[Category:Completed]] |
= Overview = | = Overview = | ||
| − | == Status: | + | == Status: Completed == |
* Type: Bachelor / Semester Thesis or Group Project | * Type: Bachelor / Semester Thesis or Group Project | ||
Latest revision as of 08:39, 23 August 2023
Contents
Overview
Status: Completed
- Type: Bachelor / Semester Thesis or Group Project
- Professor: Prof. Dr. L. Benini
- Supervisors:
Introduction
Transposing matrices is an important operation used in countless applications from scientific computing to machine learning workloads.
At IIS, we are actively developing a DMA engine to accelerate data movement in various of our platforms. We would now create a transposition unit that transposes matrices while they are copied throughout the system. The accelerator should work of full-precision integer and floating point formats for general purpose scientific computing as well as narrow 4bit / 2bit (and even 1bit?) typed for ML interference.
Project
In this project, you develop, implement, and evaluate a flexible transposition unit able to work on various data widths.
Character
- 40% Design and implementation of the unit
- 30% Verification
- 30% Evaluation
Prerequisites
- Interest in memory systems
- Experience with digital design in SystemVerilog as taught in VLSI I
- Preferred: Knowledge of AXI4
