Difference between revisions of "Digital"
From iis-projects
(→Active Projects) |
|||
| (5 intermediate revisions by 2 users not shown) | |||
| Line 1: | Line 1: | ||
__NOTOC__ | __NOTOC__ | ||
<imagemap> | <imagemap> | ||
| − | Image: | + | Image:Project_Map_2021_11.png|780px |
rect 0 0 260 130 [[High Performance SoCs]] | rect 0 0 260 130 [[High Performance SoCs]] | ||
rect 520 0 780 130 [[Energy Efficient SoCs]] | rect 520 0 780 130 [[Energy Efficient SoCs]] | ||
rect 0 130 260 260 [[Hardware Acceleration]] | rect 0 130 260 260 [[Hardware Acceleration]] | ||
rect 520 130 780 260 [[Biomedical Circuits, Systems, and Applications]] | rect 520 130 780 260 [[Biomedical Circuits, Systems, and Applications]] | ||
| − | rect 0 260 260 390 [[SW | + | rect 0 260 260 390 [[HW/SW Safety and Security]] |
rect 260 260 520 390 [[Deep Learning Projects|Deep Learning Acceleration]] | rect 260 260 520 390 [[Deep Learning Projects|Deep Learning Acceleration]] | ||
rect 520 260 780 390 [[Embedded Systems and autonomous UAVs]] | rect 520 260 780 390 [[Embedded Systems and autonomous UAVs]] | ||
| Line 20: | Line 20: | ||
** '''[[Human Intranet]]''' | ** '''[[Human Intranet]]''' | ||
** '''[[Digital Medical Ultrasound Imaging]]''' | ** '''[[Digital Medical Ultrasound Imaging]]''' | ||
| − | * '''[[SW | + | * '''[[HW/SW Safety and Security]]''' |
| − | ** '''[[ | + | ** '''[[Real-Time Embedded Systems]]''' |
** '''[[Cryptography|Cryptographic Hardware]]''' | ** '''[[Cryptography|Cryptographic Hardware]]''' | ||
| + | ** '''[[Fault Tolerance]]''' | ||
* '''[[Deep Learning Projects|Machine Learning / Deep Learning]]''' | * '''[[Deep Learning Projects|Machine Learning / Deep Learning]]''' | ||
** '''[[Event-Driven Computing]]''' | ** '''[[Event-Driven Computing]]''' | ||
| Line 57: | Line 58: | ||
==Completed Projects== | ==Completed Projects== | ||
These are projects that were completed in the last few years: | These are projects that were completed in the last few years: | ||
| + | ===2020=== | ||
| + | <DynamicPageList> | ||
| + | category = Completed | ||
| + | category = Digital | ||
| + | category = 2020 | ||
| + | suppresserrors=true | ||
| + | </DynamicPageList> | ||
===2019=== | ===2019=== | ||
<DynamicPageList> | <DynamicPageList> | ||
Revision as of 19:38, 23 November 2021
Topic List
- High Performance SoCs
- Energy Efficient SoCs
- Hardware Acceleration
- Biomedical Circuits, Systems, and Applications
- HW/SW Safety and Security
- Machine Learning / Deep Learning
- Embedded Systems and autonomous UAVs
- ASIC Design Projects
External Collaborations
Topic List
- Biomedical System on Chips
- Wireless Communication Systems for the IoT
- IBM Research
- Huawei Research - Future Computing Laboratory (Computer Architecture and Machine Learning Acceleration)
- Students' International Competitions: F1(AMZ), Swissloop, Educational Rockets
- Physics is looking for PULP
Active Projects
These are the projects that are currently active:
- ASR-Waveformer
- GDBTrace: A Post-Simulation Trace-Based RISC-V GDB Debugging Server (1S)
- A RISC-V ISA Extension for Scalar Chaining in Snitch (M)
- Designing a Scalable Miniature I/O DMA (1-2B/1-3S/M)
- Fault-Tolerant Floating-Point Units (M)
- Creating a Free and Open-Source Verification Environment for Our New DMA Engine (1-3S/B)
- Implementation of a Cache Reliability Mechanism (1S/M)
- Efficient collective communications in FlooNoC (1M)
- On-Board Software for PULP on a Satellite
- A RISC-V fault-tolerant many-core accelerator for 5G Non-Terrestrial Networks (1-2S/B)
- Zephyr RTOS on PULP
- Investigation of Quantization Strategies for Retentive Networks (1S)
- Streaming Layer Normalization in ITA (M/1-2S)
- Physical Implementation of ITA (2S)
- 3D Matrix Multiplication Unit for ITA (1S)
- Virtual Memory Ara
- New RVV 1.0 Vector Instructions for Ara
- Big Data Analytics Benchmarks for Ara
- Creating A Technology-independent USB1.0 Host Implementation Targetting ASICSs (1-3S/B)
- Runtime partitioning of L1 memory in Mempool (M)
- Vector-based Manycore HPC Cluster Exploration for 5G Communication Algorithm (1-2M)
- Radiation Testing of a PULP ASIC
- Ultrasound Doppler system development
- On - Device Continual Learning for Seizure Detection on GAP9
- Ultrasound-EMG combined hand gesture recognition
- A RISC-V ISA Extension for Pseudo Dual-Issue Monte Carlo in Snitch (1M/2S)
- Accelerating Matrix Multiplication on a 216-core MPSoC (1M)
- Ternary Neural Networks for Face Recognition
- Coherence-Capable Write-Back L1 Data Cache for Ariane (M)
- Efficient TNN compression
- Event-Driven Vision on an embedded platform
- ASIC Development of 5G-NR LDPC Decoder
- Channel Estimation for 5G Cellular IoT and Fast Fading Channels
- An all Standard-Cell Based Energy Efficient HW Accelerator for DSP and Deep Learning Applications
Completed Projects
These are projects that were completed in the last few years:
2020
- Mapping Networks on Reconfigurable Binary Engine Accelerator
- Hypervisor Extension for Ariane (M)
- Advanced 5G Repetition Combining
- Multi issue OoO Ariane Backend (M)
- Memory Augmented Neural Networks in Brain-Computer Interfaces
- Low Latency Brain-Machine Interfaces
- Investigation of the high-performance multi-threaded OoO IBM A2O Core (1-3S)
- A Flexible Peripheral System for High-Performance Systems on Chip (M)
- ISA extensions in the Snitch Processor for Signal Processing (M)
- A Snitch-based Compute Accelerator for HERO (M/1-2S)
- Deep Convolutional Autoencoder for iEEG Signals
- Exploring features and algorithms for ultra-low-power closed-loop systems for epilepsy control
- Timing Channel Mitigations for RISC-V Cores
2019
- Hardware Accelerators for Lossless Quantized Deep Neural Networks
- Floating-Point Divide & Square Root Unit for Transprecision
- TCNs vs. LSTMs for Embedded Platforms
- An Energy Efficient Brain-Computer Interface using Mr.Wolf
- Toward hyperdimensional active perception: learning compressed sensorimotor control by demonstration
- Exploring Algorithms for Early Seizure Detection
- Ternary Weights Engine For Efficient Many Channels Spike Sorting Applications
- Indoor Positioning with Bluetooth
- Improving Resiliency of Hyperdimensional Computing
- Toward Superposition of Brain-Computer Interface Models
- LightProbe - WIFI extension (PCB)
2018
- Digital Audio Interface for Smart Intensive Computing Triggering
- Shared Correlation Accelerator for an RF SoC
- IoT Turbo Decoder
- BigPULP: Shared Virtual Memory Multicluster Extensions
- Creating a HDMI Video Interface for PULP
- Interference Cancellation for EC-GSM-IoT
2017
- A computational memory unit using phase-change memory devices
- Deep Learning for Brain-Computer Interface
- Low-Energy Cluster-Coupled Vector Coprocessor for Special-Purpose PULP Acceleration
- Turbo Equalization for Cellular IoT
- Sensor Fusion for Rockfall Sensor Node
- Development of a Rockfall Sensor Node
- FPGA Optimizations of Dense Binary Hyperdimensional Computing
- Fast and Accurate Multiclass Inference for Brain–Computer Interfaces
- A Wireless Sensor Network for a Smart Building Monitor and Control
- BigPULP: Multicluster Synchronization Extensions
- Sub Noise Floor Channel Estimation for the Cellular Internet of Things
- PULPonFPGA: Lightweight Virtual Memory Support - Page Table Walker
- StoneEDGE: An EC-GSM-IoT and Evolved EDGE PHY ASIC
2016
- A Recurrent Neural Network Speech Recognition Chip
- Efficient NB-IoT Uplink Design
- Internet of Things Network Synchronizer
- Accelerator for Boosted Binary Features
- Accelerator for Spatio-Temporal Video Filtering
- Interfacing PULP with a Brain-Inspired Ultra-Low Power Spiking Cochlea
- Design and Implementation of Digital Spiking Neurons for Ultra-Low-Power In-Cluster Coprocessors
- System Analysis and VLSI Design of NB-IoT Baseband Processing
- High-speed Scene Labeling on FPGA
- Learning Image Decompression with Convolutional Networks
- FPGA System Design for Computer Vision with Convolutional Neural Networks
- PULPonFPGA: Lightweight Virtual Memory Support - Multi-Level TLB
- Implementing Hibernation on the ARM Cortex M0
- High-Throughput Hardware Implementations of Authenticated Encryption Algorithms
- Spatio-Temporal Video Filtering
- PULPonFPGA: Lightweight Virtual Memory Support - Coherency Extensions
2015
- Hardware Accelerated Derivative Pricing
- Glitches Reduce Listening Time of Your iPod
- FFT-based Convolutional Network Accelerator
- Real-Time Optical Flow Using Neural Networks
- EvaLTE: A 2G/3G/4G Cellular Transceiver FMC
- Synchronisation and Cyclic Prefix Handling For LTE Testbed
- An FPGA-Based Testbed for 3G Mobile Communications Receivers
- Reading The GSM Beacon Carrier with OsmocomBB and stoneEDGE
- Baseband Meets CPU
- Active-Set QP Solver on FPGA
- Vector Processor for In-Memory Computing
- StoneEDGE: An EC-GSM-IoT and Evolved EDGE PHY ASIC
- Hardware/software co-programming on the Parallella platform
- Design and VLSI Implementation of a Constrained-Viterbi Algorithm Equalizer for 3GPP TD-HSPA
- Time and Frequency Synchronization in LTE Cat-0 Devices
- Real-Time Stereo to Multiview Conversion
2014
- EvalEDGE: A 2G Cellular Transceiver FMC
- Real-Time Stereo to Multiview Conversion
- Design and Implementation of a Convolutional Neural Network Accelerator ASIC
- Design and Implementation of an Approximate Floating Point Unit
2013
- RazorEDGE: An Evolved EDGE DBB ASIC
- Real-Time Stereo to Multiview Conversion
- NORX - an AEAD algorithm for the CAESAR competition
- A Unified-Multiplier Based Hardware Architecture for Elliptic Curve Cryptography
- SHAre - An application Specific Instruction Set Processor for SHA-2/3
- Quantum Key Secured 100 Gbit/s Payload Encryption and its High-Speed Network Interfaces
- Feature Extraction with Binarized Descriptors: ASIC Implementation and FPGA Environment
- Real-time View Synthesis using Image Domain Warping
- Ultra-low power processor design
2012
- A Multiview Synthesis Core in 65 nm CMOS
- Real-time View Synthesis using Image Domain Warping
- High-Throughput Authenticated Encryption Architectures based on Block Ciphers
2011
- Compressed Sensing Reconstruction on FPGA
- A Multiview Synthesis Core in 65 nm CMOS
- Real-time View Synthesis using Image Domain Warping
- Putting Together What Fits Together - GrÆStl
ASICs
- RISC-V based Implementation of Secure Ranging According to IEEE 802.15.4z UWB
- Spiking Neural Network for Autonomous Navigation
- Event-Driven Convolutional Neural Network Modular Accelerator
- Level Crossing ADC For a Many Channels Neural Recording Interface
- Scalable Heterogeneous L1 Memory Interconnect for Smart Accelerator Coupling in Ultra-Low Power Multicores
- Cerebellum: Design of a Programmable Smart-Peripheral for the Ariane Core
- Resilient Brain-Inspired Hyperdimensional Computing Architectures
- Variable Bit Precision Logic for Deep Learning and Artificial Intelligence
- Single-Bit-Synapse Spiking Neural System-on-Chip
Categories:
- Computer Architecture
- Acceleration and Transprecision
- Heterogeneous Acceleration Systems
- Event-Driven Computing
- Predictable Execution
- Low Power Embedded Systems
- Embedded Artificial Intelligence:Systems And Applications
- Transient Computing
- System on Chips for IoTs
- Energy Efficient Autonomous UAVs
- Biomedical System on Chips
- Digital Medical Ultrasound Imaging
- Cryptography
- Deep Learning Acceleration
- Human Intranet
