Personal tools

Difference between revisions of "Digital Audio High Level Synthesis for FPGAs"

From iis-projects

Jump to: navigation, search
Line 7: Line 7:
 
===Status: Available ===
 
===Status: Available ===
 
: Looking for 1-2 Semester/Master students
 
: Looking for 1-2 Semester/Master students
: Contact: [http://www.iis.ee.ethz.ch/portrait/staff/weberbe.en.html Benjamin Weber]
+
: Contact: [[:User:Weberbe|Benjamin Weber]]
  
 
===Prerequisites===
 
===Prerequisites===
Line 45: Line 45:
 
[[Category:Semester Thesis]]
 
[[Category:Semester Thesis]]
 
[[Category:Master Thesis]]
 
[[Category:Master Thesis]]
 +
[[Category:Telecommunications]]
 +
[[Category:Weberbe]]
  
 
<!--  
 
<!--  
Line 52: Line 54:
 
GROUP
 
GROUP
 
[[Category:Digital]]
 
[[Category:Digital]]
 +
    SUB CATEGORIES
 +
    [[Category:ASIC]]
 +
    [[Category:FPGA]]
 +
    [[Category:Cryptography]]
 +
    [[Category:System Design]]
 +
    [[Category:Processor]]
 +
    [[Category:Telecommunications]]
 +
    [[Category:System Design]]
 +
    [[Category:Modelling]]
 +
 +
 
[[Category:Analog]]
 
[[Category:Analog]]
[[Category:TCAD]]
+
[[Category:Nano-TCAD]]
[[Category:Nano Electronic]]
+
[[Category:Nano Electronics]]
  
 
STATUS
 
STATUS
Line 73: Line 86:
 
[[Category:PSocrates]]
 
[[Category:PSocrates]]
 
[[Category:UlpSoC]]
 
[[Category:UlpSoC]]
 +
[[Category:Qcrypt]]
 +
[[Category:PULP]]
 +
[[Category:ArmaSuisse]]
 +
 +
YEAR (IF FINISHED)
 +
[[Category:2010]]
 +
[[Category:2011]]
 +
[[Category:2012]]
 +
[[Category:2013]]
 +
[[Category:2014]]
 +
[[Category:2015]]
 +
 
--->
 
--->

Revision as of 16:13, 5 February 2015

HighLevelSynthesis.png

Short Description

Research and development departments are often facing the challenge of minimizing product time to market and at the same time maintaining high product quality. High Level Synthesis (HLS) tools such as [1], which synthesize high level programming code (C/C++) to an FPGA bit stream, can be used to combat this conflict. In particular if reference implementations in a high level programming language or simulation models already exist, the tedious steps from mapping the high level implementation to RTL code can be omitted..

In this project, 3GPP mobile communication voice codec reference implementations such as [2] shall be synthesized to FPGA using industrial HLS tools. The results can be demonstrated on a mobile tester platform developed at the IIS. Then, a manually created RTL version of the same voice codec shall be implemented. Eventually, the HLS and RTL versions can be compared with respect to power consumption, area requirements, and more.

Status: Available

Looking for 1-2 Semester/Master students
Contact: Benjamin Weber

Prerequisites

VLSI I
Interest in Mobile Communication

Character

20% Theory
80% Implementation

Professor

Qiuting Huang

Links

[1] XILINX High Level Synthesis

[2] EFR Speech Codec Reference Implementation