Digital Audio High Level Synthesis for FPGAs
Research and development departments are often facing the challenge of minimizing product time to market and at the same time maintaining high product quality. High Level Synthesis (HLS) tools such as , which synthesize high level programming code (C/C++) to an FPGA bit stream, can be used to combat this conflict. In particular if reference implementations in a high level programming language or simulation models already exist, the tedious steps from mapping the high level implementation to RTL code can be omitted.
In this project, 3GPP mobile communication voice codec reference implementations such as  shall be synthesized to FPGA using industrial HLS tools. The results can be demonstrated on a mobile tester platform developed at the IIS. Then, a manually created RTL version of the same voice codec shall be implemented. Eventually, the HLS and RTL versions can be compared with respect to power consumption, area requirements, and more.
- Looking for 1-2 Semester/Master students
- Contact: Benjamin Weber
- Interest in mobile communication
- 20% Theory
- 80% Implementation