Difference between revisions of "Digital Transmitter for Mobile Communications"
From iis-projects
(Created page with "thumb|300px ==Short Description== In this project you get the chance to develop and test a transmitter f...") |
m |
||
Line 5: | Line 5: | ||
: Looking for 1-2 Semester/Master students | : Looking for 1-2 Semester/Master students | ||
: Contact: [http://iis-projects.ee.ethz.ch/index.php/User:Belfanti Sandro Belfanti] | : Contact: [http://iis-projects.ee.ethz.ch/index.php/User:Belfanti Sandro Belfanti] | ||
− | === | + | ===Prerequisites=== |
: VLSI I | : VLSI I | ||
: MATLAB and VHDL is an advantage | : MATLAB and VHDL is an advantage | ||
Line 46: | Line 46: | ||
==Links== | ==Links== | ||
+ | |||
+ | [[#top|↑ top]] | ||
[[Category:Digital]] | [[Category:Digital]] |
Revision as of 10:22, 17 January 2014
Contents
Short Description
In this project you get the chance to develop and test a transmitter for a 3G mobile communications system. The IIS is currently working on a receiver for TD-HSPA, a 3G standard emerging from China. In order to complete the receiver a high-speed uplink packet access (HSUPA) transmitter will be realized in VHDL during this thesis. The goal of this project is to design the transmitter and to develop a first testbed setup. The first step is to design the complete digital part of the transmitter. After the digital part has been implemented in VHDL and synthesized it can be tested on an FPGA board. You can then start to set up a testbed for your transmitter. The goal is to connect the FPGA board to the existing analog tranceiver to realize a standard compliant TD-HSPA transmitter. In the end, the complete chain will be able to transmit data from a PC through your digital part and the analog frontend over the air to a network analyzer.Note that this master project can be split up into two independent semester projects. The digital transmitter can also be realized during a VLSI design project and the testbed setup in another thesis.
Status: Available
- Looking for 1-2 Semester/Master students
- Contact: Sandro Belfanti
Prerequisites
- VLSI I
- MATLAB and VHDL is an advantage
- Interest in Mobile Communications
Character
- 20% Theory/MATLAB
- 30% VHDL
- 50% Implementation