Digital Transmitter for Mobile Communications
In this project you get the chance to develop and test a transmitter for a 3G mobile communications system. The IIS is currently working on a receiver for TD-HSPA, a 3G standard emerging from China. In order to complete the transceiver a high-speed uplink packet access (HSUPA) transmitter will be realized in VHDL during this thesis. The transmitter takes the raw data and takes care of putting it in a TD-HSPA compliant frame structure, applies the error correction coding and rate-matching and finally maps the digital '0's and '1's to physical I/Q symbols which can then be forwarded to an analog transceiver.
The goal of this project is to design the digital transmitter and implement it either as an ASIC or on a FPGA board, depending on your preferences. In case of a design project, the final transmitter can then be taped out, manufactured and finally measured during the VLSI III lecture. For an implementation on an FPGA, the resulting system (combined with the existing analog transceiver) can be tested using a protocol tester and you will then be able to actually send data over the air.
This project will give you insight into all parts of a modern 3G standard, such a coding, rate-matching, mapping and the digital frontend.
- Looking for 1-2 Semester/Master students
- Contact: Sandro Belfanti
- VLSI I
- MATLAB and VHDL is an advantage
- Interest in Mobile Communications
- 20% Theory/MATLAB
- 30% VHDL
- 50% Implementation