Difference between revisions of "EECIS"
From iis-projects
(Created page with "Projects of the Energy Efficient Circuits and IoT Systems Group") |
|||
Line 1: | Line 1: | ||
− | Projects of the | + | Projects that are part of the analog and mixed signal Interface group. |
+ | |||
+ | ==Available Projects== | ||
+ | <DynamicPageList> | ||
+ | suppresserrors = true | ||
+ | category = Available | ||
+ | category = EECIS | ||
+ | </DynamicPageList> | ||
+ | |||
+ | ==Active Projects== | ||
+ | <DynamicPageList> | ||
+ | suppresserrors = true | ||
+ | category = In progress | ||
+ | category = EECIS | ||
+ | </DynamicPageList> | ||
+ | <DynamicPageList> | ||
+ | suppresserrors = true | ||
+ | category = In progress | ||
+ | category = Telecommunications | ||
+ | </DynamicPageList> | ||
+ | |||
+ | ==Completed Projects== |
Revision as of 13:59, 25 September 2019
Projects that are part of the analog and mixed signal Interface group.
Available Projects
- Neural Recording Interface and Spike Sorting Algorithm
- Energy-Efficient Edge-Pursuit comparator for ultra-low power ADC
- Design of Streaming Data Platform for High-Speed ADC Data
- Design of Power-Noise-Efficient Discrete-Time Amplifier Using Open-Source Tools
- An Ultra-Low-Power Neuromorphic Spiking Neuron Design
- Energy Efficient Serial Link
- Design of low mismatch DAC used for VAD
- Development of an implantable Force sensor for orthopedic applications
- Energy-efficient Circuits for Fully Wireless Brain-machine Interfaces
- Design of Time-Encoded Spiking Neural Networks (IBM-Zurich)
- Spiking Neural Network for Motor Function Decoding Based on Neural Dust
- Hardware/software codesign neural decoding algorithm for “neural dust”
- Exploring feature selection and classification algorithms for ultra-low-power closed-loop systems for epilepsy control
- Application Specific Frequency Synthesizers (Analog/Digital PLLs)
Active Projects
- ASIC Development of 5G-NR LDPC Decoder
- Channel Estimation for 5G Cellular IoT and Fast Fading Channels