Difference between revisions of "Evaluating the RiscV Architecture"
From iis-projects
(→Short Description) |
|||
| Line 10: | Line 10: | ||
In this work we would like to compare the performance of both cores in the [[PULP]] environment. As part of the project, you will adapt and implement a small Risc V compliant core, replace the or10n cores in a small [[PULP]] cluster with this new core and run an extensive set of comparisons. We would like to know how the cores compare in all performance aspects (area/ speed / power/ code size etc.) The plan is to manufacture the Risc V based [[PULP]] cluster in UMC 65nm technology, to obtain also measurement results. | In this work we would like to compare the performance of both cores in the [[PULP]] environment. As part of the project, you will adapt and implement a small Risc V compliant core, replace the or10n cores in a small [[PULP]] cluster with this new core and run an extensive set of comparisons. We would like to know how the cores compare in all performance aspects (area/ speed / power/ code size etc.) The plan is to manufacture the Risc V based [[PULP]] cluster in UMC 65nm technology, to obtain also measurement results. | ||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
<!-- | <!-- | ||
===Status: Completed === | ===Status: Completed === | ||
| Line 23: | Line 15: | ||
: Matthias Baer, Renzo Andri | : Matthias Baer, Renzo Andri | ||
---> | ---> | ||
| − | |||
===Status: In Progress === | ===Status: In Progress === | ||
| − | : | + | : Master thesis project by: Sven Stucki |
| − | : Supervision: [[:User: | + | : Supervision: [[:User:Kgf | Frank K. Gürkaynak]] |
| − | + | :: [[:User:Pullinia | Antonio Pullini]] | |
===Character=== | ===Character=== | ||
: 20% Theory | : 20% Theory | ||
| Line 35: | Line 26: | ||
===Professor=== | ===Professor=== | ||
: [http://www.iis.ee.ethz.ch/portrait/staff/lbenini.en.html Luca Benini] | : [http://www.iis.ee.ethz.ch/portrait/staff/lbenini.en.html Luca Benini] | ||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
[[#top|↑ top]] | [[#top|↑ top]] | ||
| Line 69: | Line 55: | ||
[[Category:Processor]] | [[Category:Processor]] | ||
[[Category:Master Thesis]] | [[Category:Master Thesis]] | ||
| − | [[Category: | + | [[Category:In Progress]] |
| − | |||
[[Category:kgf]] | [[Category:kgf]] | ||
Revision as of 22:23, 24 February 2015
Contents
Short Description
At the IIS we are working on a new family of ultra low power processors called PULP (Parallel Ultra Low Power Platform). Our current designs are based on the or1k core from the opencores project. We have modified this core significantly and call the new core or10n. The Risc V is another new micro-architecture designed by the Computer Science Department of University of California Berkeley.
In this work we would like to compare the performance of both cores in the PULP environment. As part of the project, you will adapt and implement a small Risc V compliant core, replace the or10n cores in a small PULP cluster with this new core and run an extensive set of comparisons. We would like to know how the cores compare in all performance aspects (area/ speed / power/ code size etc.) The plan is to manufacture the Risc V based PULP cluster in UMC 65nm technology, to obtain also measurement results.
Status: In Progress
- Master thesis project by: Sven Stucki
- Supervision: Frank K. Gürkaynak
Character
- 20% Theory
- 40% ASIC Design
- 40% EDA tools
Professor
Detailed Task Description
Goals
Practical Details
Results
Links
- The or10n core
- opencores project
- Risc V homepage
