Personal tools

Event-Driven Convolutional Neural Network Modular Accelerator

From iis-projects

Revision as of 10:18, 18 November 2019 by Adimauro (talk | contribs) (Created page with "==Introduction== ==Project description== The student is required to: ===Status: Available === : Supervision: Alfio Di Mauro <!-- : Date: 11/2019 -->...")
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Jump to: navigation, search


Project description

The student is required to:

Status: Available

Supervision: Alfio Di Mauro


Luca Benini

↑ top


Required Skills

To work on this project, you will need:

  • to have prior knowedge of analog circuit design

Other skills that you might find useful include:

  • familiarity with a scripting language
  • to be strongly motivated for a super-cool project

Meetings & Presentations

The students and advisor(s) agree on weekly meetings to discuss all relevant decisions and decide on how to proceed. Of course, additional meetings can be organized to address urgent issues.

Around the middle of the project there is a design review, where senior members of the lab review your work (bring all the relevant information, such as prelim. specifications, block diagrams, synthesis reports, testing strategy, ...) to make sure everything is on track and decide whether further support is necessary. They also make the definite decision on whether the chip is actually manufactured (no reason to worry, if the project is on track) and whether more chip area, a different package, ... is provided. For more details confer to [1].

At the end of the project, you have to present/defend your work during a 15 min. presentation and 5 min. of discussion as part of the IIS colloquium.


  • The EDA wiki with lots of information on the ETHZ ASIC design flow (internal only) [2]
  • The IIS/DZ coding guidelines [3]