Difference between revisions of "FPGA-Based Digital Frontend for 3G Receivers"
|(One intermediate revision by the same user not shown)|
|Line 35:||Line 35:|
|Line 47:||Line 42:|
Latest revision as of 20:01, 26 September 2017
A modern receiver for 3G mobile communications standard, such as the ones present in any mobile phone, consist of many digital blocks which process the received data. In this project you will work on the very first digital block after the analog part. The received data has to be obtained from the analog frontend, filtered, down-sampled and non-idealities in the receiver, such as a DC-offset, have to be corrected. This is done in the Digital Frontend (DFE). A complete model of the digital receiver without the DFE has already been developed at the IIS. In order to work with real data this DFE will be implemented on a FPGA-board, which is connected to an existing analog tranceiver. Your task will be to implement the DFE on an FPGA and verify the functionality together with the already existing parts. In the end, the complete chain will be able to receive data which was generated by a protocol tester, transmitted over the air through analog frontend your DFE and the IIS digital baseband receiver.
This project can either be varied and be done as either a semester or masters thesis.
- VLSI I
- MATLAB and VHDL is an advantage
- 20% Theory/Simulation
- 50% VHDL
- 30% FPGA Implementation