Latest revision as of 14:23, 27 February 2024

Overview

Status: In Progress

• Type: Master Thesis
• Professor: Prof. Dr. L. Benini
• Supervisors:
  • Luca Bertaccini: lbertaccini@iis.ee.ethz.ch
  • Michael Rogenmoser: michaero@iis.ee.ethz.ch

Introduction

FPnew block diagram [1]. Each operation group block can be instantiated through a parameter. In the figure, the FPU was instantiated without a DivSqrt module.

Fault-tolerant features are crucial in critical and hostile environments (automotive, space, …). In the PULP group, we have started developing reliable hardware designed for use in space, where high levels of radiation have a significant impact on the correctness of executions.

While many processing elements and memory elements have been investigated and protected, fault-tolerant floating-point units (FPUs) still need to be researched. The goal of this project is to enhance the FPU developed at IIS [1] with fault-tolerant features (such as redundancy schemes [2].) For example, a fault-tolerant mode will be investigated, where multiple SIMD units inside the FPU will be used to compute the same operation; the multiple results will then be compared to detect faults.

Character

• 20% Literature / architecture review
• 40% RTL implementation
• 40% Evaluation

Prerequisites

• Strong interest in computer architecture
• Experience with digital design in SystemVerilog as taught in VLSI I
• Experience with ASIC implementation flow (synthesis) as taught in VLSI II

References

[1] https://github.com/pulp-platform/cvfpu

[2] https://arxiv.org/abs/2303.08706