Personal tools
Log in
Design and VLSI Implementation of a Constrained-Viterbi Algorithm for 3GPP TD-HSPA - iis-projects
Page
Discussion
View source
History
Search
Navigation
Main page
Recent changes
Random page
Help
Tools
What links here
Related changes
Special pages
Printable version
Permanent link
Page information
Design and VLSI Implementation of a Constrained-Viterbi Algorithm for 3GPP TD-HSPA
From iis-projects
(Redirected from
First ASIC Realization For A New HSPA/HSPA+ Detector
)
Redirect page
Jump to:
navigation
,
search
Redirect to:
Design and VLSI Implementation of a Constrained-Viterbi Algorithm Equalizer for 3GPP TD-HSPA