Personal tools

Log in

First ASIC Realization For A New HSPA/HSPA+ Detector

From iis-projects

Revision as of 13:32, 3 March 2015 by Weberbe (talk | contribs) (Weberbe moved page First ASIC Realization For A New HSPA/HSPA+ Detector to Design and VLSI Implementation of a Constrained-Viterbi Algorithm for 3GPP TD-HSPA: changed project name)

(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)

Redirect page

Jump to: navigation, search

Redirect to:

Design and VLSI Implementation of a Constrained-Viterbi Algorithm for 3GPP TD-HSPA

Retrieved from "http://iis-projects.ee.ethz.ch/index.php?title=First_ASIC_Realization_For_A_New_HSPA/HSPA%2B_Detector&oldid=1266"