Personal tools

Difference between revisions of "HW/SW Safety and Security"

From iis-projects

Jump to: navigation, search
(Created page with "We are in the processes of creating a top-level information page, in the meantime please continue directly to the specific subsections below. == Real-Time Embedded Systems ==...")
 
(10 intermediate revisions by 2 users not shown)
Line 1: Line 1:
We are in the processes of creating a top-level information page, in the meantime please continue directly to the specific subsections below.
 
  
== Real-Time Embedded Systems ==
 
Please continue to [[Real-Time Embedded Systems]] if you are interested in designing hardware or writing software for timing predictable embedded systems.
 
 
<!--
 
<!--
 
== Predictable Execution ==
 
== Predictable Execution ==
Line 8: Line 5:
 
Please continue to [[Predictable_Execution]] if you are interested in timing predictable/safety critical embedded systems.  
 
Please continue to [[Predictable_Execution]] if you are interested in timing predictable/safety critical embedded systems.  
 
-->
 
-->
 +
== Real-Time Embedded Systems ==
 +
<!--
 +
Please continue to [[Real-Time Embedded Systems]] if you are interested in designing hardware or writing software for timing predictable embedded systems.
 +
-->
 +
[[File:Mcs.png|thumb|350px| A Mixed Criticality System (MCS).]]
 +
[[File:Control_PULP_with_CLIC.png|thumb|350px|''Control PULP'' is a research platform for testing and implementing real-time hardware concepts. It couples a RISC-V controller core with a cluster of eight RISC-V cores used as accelerator for various control intensive applications in this case a control loop involving thermal and power capping of HPC compute cores.]]
 +
 +
A real-time computer system is a computer system in which the correctness of the system behavior depends not only on the '''logical results''' of the computations, but also on the '''physical instant''' at  which these results are produced.
 +
 +
In real-time systems, guarantees must be given on the finishing of computations before a deadline. This affects the design of hardware (processors, caches, interconnects, peripherals, interrupts, ...) and software stack (operating system, scheduling, compiler guarantees). Key concepts are '''spatial and temporal isolation''' of components, and ''' architecture's predictability'''.
 +
 +
In short, high performance systems optimize for the '''average-case''' scenario, while predictable systems optimize for '''worst-case''' scenario​.
 +
 +
One trend in real-time systems is to fuse regular low priority application code with real-time tasks on the same platform. This combination is called a '''Mixed Criticality System''' (MCS). For achieving this kind of design, various hardware and software pieces need to work together to ensure proper isolation of programs through virtualization, bandwidth partitioning, smart cahing etc. We are building such a system and offer various projects working on it.
  
 
== Cryptography ==
 
== Cryptography ==
Line 17: Line 28:
 
Please continue to [[Fault Tolerance]] if you are interested in circuits tolerant to radiation-induced soft errors.
 
Please continue to [[Fault Tolerance]] if you are interested in circuits tolerant to radiation-induced soft errors.
  
 +
==Who are we==
 +
 +
{|
 +
| style="padding: 10px" | [[File:robert_balas.jpeg|frameless|left|96px]]
 +
|
 +
===[[:User:Balasr | Robert Balas]]===
 +
* '''e-mail''': [mailto:balasr@iis.ee.ethz.ch balasr@iis.ee.ethz.ch]
 +
* '''phone''': +41 44 632 42 56
 +
* '''office''': ETZ J78
 +
|}
 +
 +
{|
 +
| style="padding: 10px" | [[File:aottaviano.jpg|frameless|left|96px]]
 +
|
 +
===[[:User:Aottaviano | Alessandro Ottaviano]]===
 +
* '''e-mail''': [mailto:aottaviano@iis.ee.ethz.ch aottaviano@iis.ee.ethz.ch]
 +
* '''phone''': +41 44 632 57 45
 +
* '''office''': ETZ J89
 +
|}
 +
 +
{|
 +
| style="padding: 10px" | [[File:Michaero_PULP.jpeg|frameless|left|96px]]
 +
|
 +
===[[:User:Michaero | Michael Rogenmoser]]===
 +
* '''e-mail''': [mailto:michaero@iis.ee.ethz.ch michaero@iis.ee.ethz.ch]
 +
* '''phone''': +41 44 632 54 33
 +
* '''office''': ETZ J71.2
 +
|}
 +
 +
{|
 +
| style="padding: 10px" | [[File:Nwistoff_face_pulp_team.JPG|frameless|left|96px]]
 +
|
 +
===[[:User:Nwistoff | Nils Wistoff]]===
 +
* '''e-mail''': [mailto:nwistoff@iis.ee.ethz.ch nwistoff@iis.ee.ethz.ch]
 +
* '''phone''': +41 44 632 06 75
 +
* '''office''': ETZ J85
 +
|}
 +
 +
<!--
 +
Who are we
 +
What do we do
 +
Where to find us
 +
-->
  
 
==Projects==
 
==Projects==
 +
 +
All projects are annotated with one or more possible ''project types'' (M/S/B/G) and a ''number of students'' (1 to 3).
 +
 +
* '''M''': Master's thesis: ''26 weeks'' full-time (6 months) for ''one student only''
 +
* '''S''': Semester project: ''14 weeks'' half-time (1 semester lecture period) or ''7 weeks'' full-time for ''1-3 students''
 +
* '''B''': Bachelor's thesis: ''14 weeks'' half-time (1 semester lecture period) for ''one student only''
 +
* '''G''': Group project: ''14 weeks'' part-time (1 semester lecture period) for ''2-3 students''
 +
 +
Usually, these are merely suggestions from our side; proposals can often be reformulated to fit students' needs.
  
 
===Available Projects===
 
===Available Projects===
Line 39: Line 102:
 
order=ascending
 
order=ascending
 
</DynamicPageList>
 
</DynamicPageList>
 
+
<DynamicPageList>
 +
category = Reserved
 +
category = Digital
 +
category = Fault Tolerance
 +
suppresserrors=true
 +
</DynamicPageList>
 
===Completed Projects===
 
===Completed Projects===
 
<DynamicPageList>
 
<DynamicPageList>

Revision as of 09:53, 15 November 2022

Real-Time Embedded Systems

A Mixed Criticality System (MCS).
Control PULP is a research platform for testing and implementing real-time hardware concepts. It couples a RISC-V controller core with a cluster of eight RISC-V cores used as accelerator for various control intensive applications in this case a control loop involving thermal and power capping of HPC compute cores.

A real-time computer system is a computer system in which the correctness of the system behavior depends not only on the logical results of the computations, but also on the physical instant at which these results are produced.

In real-time systems, guarantees must be given on the finishing of computations before a deadline. This affects the design of hardware (processors, caches, interconnects, peripherals, interrupts, ...) and software stack (operating system, scheduling, compiler guarantees). Key concepts are spatial and temporal isolation of components, and architecture's predictability.

In short, high performance systems optimize for the average-case scenario, while predictable systems optimize for worst-case scenario​.

One trend in real-time systems is to fuse regular low priority application code with real-time tasks on the same platform. This combination is called a Mixed Criticality System (MCS). For achieving this kind of design, various hardware and software pieces need to work together to ensure proper isolation of programs through virtualization, bandwidth partitioning, smart cahing etc. We are building such a system and offer various projects working on it.

Cryptography

Please continue to Cryptography if you are interested in cryptographic hardware.

Fault Tolerance

Please continue to Fault Tolerance if you are interested in circuits tolerant to radiation-induced soft errors.

Who are we

Robert balas.jpeg

Robert Balas

Aottaviano.jpg

Alessandro Ottaviano

Michaero PULP.jpeg

Michael Rogenmoser

Nwistoff face pulp team.JPG

Nils Wistoff


Projects

All projects are annotated with one or more possible project types (M/S/B/G) and a number of students (1 to 3).

  • M: Master's thesis: 26 weeks full-time (6 months) for one student only
  • S: Semester project: 14 weeks half-time (1 semester lecture period) or 7 weeks full-time for 1-3 students
  • B: Bachelor's thesis: 14 weeks half-time (1 semester lecture period) for one student only
  • G: Group project: 14 weeks part-time (1 semester lecture period) for 2-3 students

Usually, these are merely suggestions from our side; proposals can often be reformulated to fit students' needs.

Available Projects


Projects In Progress

Completed Projects