Difference between revisions of "HW/SW Safety and Security"
From iis-projects
(Created page with "We are in the processes of creating a top-level information page, in the meantime please continue directly to the specific subsections below. == Real-Time Embedded Systems ==...") |
Aottaviano (talk | contribs) |
||
Line 17: | Line 17: | ||
Please continue to [[Fault Tolerance]] if you are interested in circuits tolerant to radiation-induced soft errors. | Please continue to [[Fault Tolerance]] if you are interested in circuits tolerant to radiation-induced soft errors. | ||
+ | ==Who are we== | ||
+ | |||
+ | {| | ||
+ | | style="padding: 10px" | [[File:robert_balas.jpeg|frameless|left|96px]] | ||
+ | | | ||
+ | ===[[:User:Balasr | Robert Balas]]=== | ||
+ | * '''e-mail''': [mailto:balasr@iis.ee.ethz.ch balasr@iis.ee.ethz.ch] | ||
+ | * '''phone''': +41 44 632 42 5 | ||
+ | * '''office''': ETZ J85 | ||
+ | |} | ||
+ | |||
+ | {| | ||
+ | | style="padding: 10px" | [[File:aottaviano.jpg|frameless|left|96px]] | ||
+ | | | ||
+ | ===[[:User:Aottaviano | Alessandro Ottaviano]]=== | ||
+ | * '''e-mail''': [mailto:aottaviano@iis.ee.ethz.ch aottaviano@iis.ee.ethz.ch] | ||
+ | * '''phone''': +41 44 632 57 45 | ||
+ | * '''office''': ETZ J89 | ||
+ | |} | ||
+ | |||
+ | {| | ||
+ | | style="padding: 10px" | [[File:Michaero_PULP.jpeg|frameless|left|96px]] | ||
+ | | | ||
+ | ===[[:User:Michaero | Michael Rogenmoser]]=== | ||
+ | * '''e-mail''': [mailto:michaero@iis.ee.ethz.ch michaero@iis.ee.ethz.ch] | ||
+ | * '''phone''': +41 44 632 54 33 | ||
+ | * '''office''': ETZ J71.2 | ||
+ | |} | ||
+ | |||
+ | {| | ||
+ | | style="padding: 10px" | [[File:Nwistoff_face_pulp_team.JPG|frameless|left|96px]] | ||
+ | | | ||
+ | ===[[:User:Nwistoff | Nils Wistoff]]=== | ||
+ | * '''e-mail''': [mailto:nwistoff@iis.ee.ethz.ch nwistoff@iis.ee.ethz.ch] | ||
+ | * '''phone''': +41 44 632 06 75 | ||
+ | * '''office''': ETZ J85 | ||
+ | |} | ||
+ | |||
+ | <!-- | ||
+ | Who are we | ||
+ | What do we do | ||
+ | Where to find us | ||
+ | --> | ||
==Projects== | ==Projects== | ||
+ | |||
+ | All projects are annotated with one or more possible ''project types'' (M/S/B/G) and a ''number of students'' (1 to 3). | ||
+ | |||
+ | * '''M''': Master's thesis: ''26 weeks'' full-time (6 months) for ''one student only'' | ||
+ | * '''S''': Semester project: ''14 weeks'' half-time (1 semester lecture period) or ''7 weeks'' full-time for ''1-3 students'' | ||
+ | * '''B''': Bachelor's thesis: ''14 weeks'' half-time (1 semester lecture period) for ''one student only'' | ||
+ | * '''G''': Group project: ''14 weeks'' part-time (1 semester lecture period) for ''2-3 students'' | ||
+ | |||
+ | Usually, these are merely suggestions from our side; proposals can often be reformulated to fit students' needs. | ||
===Available Projects=== | ===Available Projects=== |
Revision as of 10:38, 6 January 2022
We are in the processes of creating a top-level information page, in the meantime please continue directly to the specific subsections below.
Contents
Real-Time Embedded Systems
Please continue to Real-Time Embedded Systems if you are interested in designing hardware or writing software for timing predictable embedded systems.
Cryptography
Please continue to Cryptography if you are interested in cryptographic hardware.
Fault Tolerance
Please continue to Fault Tolerance if you are interested in circuits tolerant to radiation-induced soft errors.
Who are we
Robert Balas
|
Alessandro Ottaviano
|
Michael Rogenmoser
|
Nils Wistoff
|
Projects
All projects are annotated with one or more possible project types (M/S/B/G) and a number of students (1 to 3).
- M: Master's thesis: 26 weeks full-time (6 months) for one student only
- S: Semester project: 14 weeks half-time (1 semester lecture period) or 7 weeks full-time for 1-3 students
- B: Bachelor's thesis: 14 weeks half-time (1 semester lecture period) for one student only
- G: Group project: 14 weeks part-time (1 semester lecture period) for 2-3 students
Usually, these are merely suggestions from our side; proposals can often be reformulated to fit students' needs.
Available Projects
- Designing a Fault-Tolerant On-Chip Interconnect (1-2S/M)
- Enhancing our DMA Engine with Fault Tolerance
- Fast Accelerator Context Switch for PULP
- FPGA mapping of RPC DRAM
- Non-blocking Algorithms in Real-Time Operating Systems
- PULP Freertos with LLVM
- Resource Partitioning of RPC DRAM
- Scan Chain Fault Injection in a PULP SoC (1S)
- Securing Block Ciphers against SCA and SIFA
Projects In Progress
- A RISC-V fault-tolerant many-core accelerator for 5G Non-Terrestrial Networks (1-2S/B)
- Fault-Tolerant Floating-Point Units (M)
- Implementation of a Cache Reliability Mechanism (1S/M)
- On-Board Software for PULP on a Satellite
- Radiation Testing of a PULP ASIC
- Zephyr RTOS on PULP
Completed Projects
- Resource Partitioning of Caches
- Design of an Area-Optimized Soft-Error Resilient Processing Core for Safety-Critical Systems (1M)
- Development of statistics and contention monitoring unit for PULP
- Implementing Configurable Dual-Core Redundancy
- Peripheral Event Linking System for Real-time Capable Energy Efficient SoCs
- CLIC for the CVA6
- SCMI Support for Power Controller Subsystem
- PULP’s CLIC extensions for fast interrupt handling
- Triple-Core PULPissimo
- Watchdog Timer for PULP
- Hypervisor Extension for Ariane (M)
- Securing Block Ciphers against SCA and SIFA