Personal tools

Difference between revisions of "Hardware Accelerator Integration into Embedded Linux"

From iis-projects

Jump to: navigation, search
Line 3: Line 3:
 
Systems On Chip (SoC) of the latest generation are a heterogeneous composition of various general-purpose processing cores and hardware accelerators tailored to solve specific tasks. In such systems, computationally intensive algorithms can be offloaded to accelerators to allow for a more efficient execution. One such accelerator determined to solve Gaussian Message Passing algorithms in an efficient way has been developed at IIS recently [1].
 
Systems On Chip (SoC) of the latest generation are a heterogeneous composition of various general-purpose processing cores and hardware accelerators tailored to solve specific tasks. In such systems, computationally intensive algorithms can be offloaded to accelerators to allow for a more efficient execution. One such accelerator determined to solve Gaussian Message Passing algorithms in an efficient way has been developed at IIS recently [1].
  
The goal of this project is to integrate this accelerator into the Xilinx Zynq-7000 All Programmable SoC on the ZedBoard [3]. The accelerator will be provided in form of a synthesized VHDL model and a bit-true Matlab Model. In order to instantiate the accelerator in the programmable logic part of the Zynq device and to interface it from the processing system using the AXI bus system [3], you will first equip the accelerator with the required AXI plugs. You will then setup an embedded Linux system on the ZedBoard and finally, you will write a simple Linux driver for the accelerator. At the end of the project, you will be able to control the accelerator from the command line of the Linux system.
+
The goal of this project is to integrate this accelerator into the Xilinx Zynq-7000 All Programmable SoC on the ZedBoard [3]. The accelerator will be provided in form of a synthesized VHDL model and a bit-true Matlab model. In order to instantiate the accelerator in the programmable logic part of the Zynq device and to interface it from the processing system using the AXI bus system [3], you will first equip the accelerator with the required AXI plugs. You will then setup an embedded Linux system on the ZedBoard and finally, you will write a simple Linux driver for the accelerator. At the end of the project, you will be able to control the accelerator from the command line of the Linux system.
  
 
===Status: Available ===
 
===Status: Available ===
Line 18: Line 18:
  
 
===Professor===
 
===Professor===
[http://www.iis.ee.ethz.ch/portrait/staff/lbenini.en.html Luca Benini]
+
:[http://www.iis.ee.ethz.ch/portrait/staff/lbenini.en.html Luca Benini]
[http://www.iis.ee.ethz.ch/portrait/staff/huang.en.html Qiuting Huang]
+
:[http://www.iis.ee.ethz.ch/portrait/staff/huang.en.html Qiuting Huang]
  
 
==Links==  
 
==Links==  
[1] [http://arxiv.org/abs/1404.3162 A Signal Processor for Gaussian Message Passing]
+
:[1] [http://arxiv.org/abs/1404.3162 A Signal Processor for Gaussian Message Passing]
[2] [http://www.zedboard.org/product/zedboard ZedBoard]
+
:[2] [http://www.zedboard.org/product/zedboard ZedBoard]
[3] [http://www.arm.com/products/system-ip/amba/amba-open-specifications.php ARM AMBA Specification]
+
:[3] [http://www.arm.com/products/system-ip/amba/amba-open-specifications.php ARM AMBA Specification]
  
 
[[Category:Digital]]
 
[[Category:Digital]]
Line 30: Line 30:
 
[[Category:Available]]
 
[[Category:Available]]
  
[[#top|↑ top]]
+
:[[#top|↑ top]]

Revision as of 14:05, 16 April 2014

Zynq.jpg

Short Description

Systems On Chip (SoC) of the latest generation are a heterogeneous composition of various general-purpose processing cores and hardware accelerators tailored to solve specific tasks. In such systems, computationally intensive algorithms can be offloaded to accelerators to allow for a more efficient execution. One such accelerator determined to solve Gaussian Message Passing algorithms in an efficient way has been developed at IIS recently [1].

The goal of this project is to integrate this accelerator into the Xilinx Zynq-7000 All Programmable SoC on the ZedBoard [3]. The accelerator will be provided in form of a synthesized VHDL model and a bit-true Matlab model. In order to instantiate the accelerator in the programmable logic part of the Zynq device and to interface it from the processing system using the AXI bus system [3], you will first equip the accelerator with the required AXI plugs. You will then setup an embedded Linux system on the ZedBoard and finally, you will write a simple Linux driver for the accelerator. At the end of the project, you will be able to control the accelerator from the command line of the Linux system.

Status: Available

Looking for Interested Students
Supervision: Harald Kröll, Pirmin Vogel

Character

20% Theory/Matlab
40% FPGA Design
40% Embedded Linux

Prerequisites

VHDL, C, Linux

Professor

Luca Benini
Qiuting Huang

Links

[1] A Signal Processor for Gaussian Message Passing
[2] ZedBoard
[3] ARM AMBA Specification
↑ top