Personal tools

Difference between revisions of "Heterogeneous SoCs"

From iis-projects

Jump to: navigation, search
 
(6 intermediate revisions by the same user not shown)
Line 13: Line 13:
 
HERO combines an ARM Cortex-A host processor with a scalable, configurable, and extensible FPGA implementation of a programmable manycore accelerator (also developed in our group as part of the [http://pulp-platform.org/ PULP project]).
 
HERO combines an ARM Cortex-A host processor with a scalable, configurable, and extensible FPGA implementation of a programmable manycore accelerator (also developed in our group as part of the [http://pulp-platform.org/ PULP project]).
 
Along its unique hardware combination, HERO features a heterogeneous software stack that supports OpenMP 4.5 and Shared Virtual Memory (SVM) for transparent accelerator programming.
 
Along its unique hardware combination, HERO features a heterogeneous software stack that supports OpenMP 4.5 and Shared Virtual Memory (SVM) for transparent accelerator programming.
 +
Parts of HERO are being and have been taped out on ASICs.
  
In the context of this research platform, we offer projects across the entire hardware/software stack.
+
In the context of this research platform, we '''offer projects across the entire hardware/software stack'''.
 
This is your chance to explore and work on (almost) any layer of a running computer system and contribute to energy-efficient next-generation computing platforms!
 
This is your chance to explore and work on (almost) any layer of a running computer system and contribute to energy-efficient next-generation computing platforms!
 
We are currently looking for students to work on the projects below, but are also open to discuss suggestions from you.
 
We are currently looking for students to work on the projects below, but are also open to discuss suggestions from you.
Line 20: Line 21:
  
 
==Contact Information==
 
==Contact Information==
===Pirmin Vogel===
 
* '''e-mail''': [mailto:vogelpi@iis.ee.ethz.ch vogelpi@iis.ee.ethz.ch]
 
* ETZ J69.2
 
  
===Andreas Kurth===
+
===[[User:Akurth|Andreas Kurth]]===
 
* '''e-mail''': [mailto:akurth@iis.ee.ethz.ch akurth@iis.ee.ethz.ch]
 
* '''e-mail''': [mailto:akurth@iis.ee.ethz.ch akurth@iis.ee.ethz.ch]
 
* ETZ J69.2
 
* ETZ J69.2
  
 +
===[[User:Sriedel|Samuel Riedel]]===
 +
* '''e-mail''': [mailto:sriedel@iis.ee.ethz.ch sriedel@iis.ee.ethz.ch]
 +
* ETZ J68.2
  
 
==Available Projects==
 
==Available Projects==

Latest revision as of 17:41, 28 October 2020


The hardware and software stack of our Heterogeneous Embedded Research Platform (HERO).
Uniting many ICs in a single one: Heterogeneous integration has allowed (not only) Apple to get high computing performance under tight power constraints.

Your mobile phone has one [1] [2], your ultrabook has one [3], and they may soon diffuse into data centers as well [4]: Heterogeneous systems on chip are currently one of the main drivers for performance-per-energy advancements in various application domains. At their heart, these architectures combine general-purpose computing with domain-specific processing capabilities.

While this approach has the potential to bring unprecedented computing possibilities to various application domains, fundamental problems have to be solved to make heterogeneous SoCs truly ubiquitous. Most importantly, designing and programming heterogeneous SoCs to exploit their theoretical potential is challenging due to the high overall system complexity.

To be able to investigate these problems, we have built the Heterogeneous Embedded Research Platform (HERO). HERO combines an ARM Cortex-A host processor with a scalable, configurable, and extensible FPGA implementation of a programmable manycore accelerator (also developed in our group as part of the PULP project). Along its unique hardware combination, HERO features a heterogeneous software stack that supports OpenMP 4.5 and Shared Virtual Memory (SVM) for transparent accelerator programming. Parts of HERO are being and have been taped out on ASICs.

In the context of this research platform, we offer projects across the entire hardware/software stack. This is your chance to explore and work on (almost) any layer of a running computer system and contribute to energy-efficient next-generation computing platforms! We are currently looking for students to work on the projects below, but are also open to discuss suggestions from you. Please contact us if you are interested!

Contact Information

Andreas Kurth

Samuel Riedel

Available Projects


Projects In Progress


Completed Projects