Difference between revisions of "Integrated Information Processing"
|Line 2:||Line 2:|
rect 15 530
rect 15 530 [[Theory, Algorithms, and Hardware for Beyond 5G]]
rect 700 530 1315
rect 700 530 1315 [[Positioning with Wireless Signals]]
rect 1400 530 2010
rect 1400 530 2010 [[Simultaneous Sensing and Communication]]
rect 2100 530 2720
rect 2100 530 2720 [[All-Digital In-Memory Processing]]
rect 15 1100 630
rect 15 1100 630 [[Analog-to-Information Conversion for Low-Power Sensing]]
rect 705 1100 1315
rect 705 1100 1315 [[Nonlinear Digital Signal Processing]]
rect 1400 1100 2010
rect 1400 1100 2010 [[Real-Time Optimization]]
rect 2100 1100 2720
rect 2100 1100 2720 [[Audio_Signal_Processing]]
default [[Integrated Information Processing Group]]
default [[Integrated Information Processing Group]]
Revision as of 14:05, 12 November 2020
Integrated Information Processing Group
The Integrated Information Processing (IIP) Group carries out research in the following areas:
The main focus of the IIP Group is on theory, algorithm design, and hardware implementation of new technologies for beyond fifth-generation (5G) wireless communication systems. The projects in this area focus on emerging communication technologies including massive MIMO, millimeter-wave (mmWave) and terahertz communication, cell-free massive MIMO, intelligent reflective surfaces, ultra low-latency short-packet transmission, and testbed design for massive MIMO prototyping.
Indoor positioning and outdoor positioning in urban scenarios of mobile phones is a notoriously difficult task. Recently, tools from machine learning have been used to perform positioning from channel-state information (CSI). The projects in this area focus on channel charting, a new technology developed in the IIP group that enables self-supervised positioning from CSI without the users' consent.
Modern wireless systems are equipped with large arrays of parallel radio-frequency (RF) chains. Such RF chains are extremely accurate sensors that can be used not only for high-rate data transmission but also for sensing. The projects in the emerging area of simultaneous sensing and communication (SISCO) are on imaging the area next to the antenna array and on classification of user behavior using machine learning techniques.
Processing in memory (PIM) moves computation into memories with the goal of improving throughput and energy-efficiency compared to traditional von Neumann-based architectures. The projects in this area are in designing all-digital and semi-custom PIM accelerators (application-specific integrated circuits) that can be fabricated with conventional CMOS technologies and for emerging applications in machine learning, signal processing, and wireless communication.
Always-on sensors that continuously monitor the environment for certain events must operate with energy-efficient classification and detection pipelines. The projects in this area build upon a novel classification pipeline developed in the IIP group called analog-to-feature (A2F) conversion that directly acquires features in the analog domain using non-uniform wavelet sampling (NUWS). Possible applications are real-time sensing and classification of EEG, ECG, RF, and audio signals.
Nonlinearities play a critical role in a large number of signal processing applications, including the areas of wireless communication, image processing, and machine learning. Unfortunately, analyzing the fundamental properties of nonlinear systems and estimating signals from nonlinear measurements are notoriously difficult tasks. The projects in this area focus on analyzing nonlinear systems and developing new algorithms that compensate nonlinear behavior or estimate quantities from nonlinear observation models.
Numerical optimization finds use in a large number of fields, including wireless communications, machine learning, imaging, physics, operations research, and control. In a growing number of embedded applications, convex as well as nonconvex optimization problems must be solved in real-time and with stringent latency constraints. The projects in this area focus on the design of novel algorithms that enable real-time numerical optimization at low latency and in a hardware friendly manner.
- Cell-Free mmWave Massive MIMO Communication
- ASIC Implementation of Jammer Mitigation
- VLSI Implementation of a Systolic Array for LMMSE Detection in mmWave Massive MIMO-OFDM
- Reconfigurable Fully-Unrolled 2D-FFT Core Generator for Multi-Antenna mmWave Communication
- ASIC Implementation of a Low-Power mmWave Massive MIMO Equalizer with a Custom Number Format
- Low Resolution Neural Networks
- VLSI Design of an Asynchronous LDPC Decoder
- Novel Methods for Jammer Mitigation
- FFT HDL Code Generator for Multi-Antenna mmWave Communication
- Low-Resolution 5G Beamforming Codebook Design
- Practical Reconfigurable Intelligent Surfaces (RIS)
- Peak-to-average power Reduction
- Self-Supervised User Positioning in Cell-Free Massive MIMO Systems
- Signal Acquisition and Clock Offset Compensation for High-Rate Pulse UWB PHYs
- Through Wall Radar Imaging using Machine Learning
- Passive Radar for UAV Detection using Machine Learning
- Accelerating Applications Relying on Matrix-Vector-Product-Like Operations
- XNORLAX: Fused XNOR-LATCH Custom-Standard-Cell-Based Processing-in-Memory
- Design-Space Exploration of Low-Resolution Matrix-Vector Multipliers