Difference between revisions of "LTE-Advanced RF Front-end Design in 28nm CMOS Technology"
From iis-projects
(6 intermediate revisions by 3 users not shown) | |||
Line 1: | Line 1: | ||
− | [[File:LTE_FE_over. | + | [[File:LTE_FE_over.png|thumb]] |
==Short Description== | ==Short Description== | ||
In a transceiver IC, the analog front-end is the first circuit that processes the received | In a transceiver IC, the analog front-end is the first circuit that processes the received | ||
− | signal from the antenna. In modern transceiver ICs (e.g. for LTE application) the | + | signal from the antenna. In modern transceiver ICs (e.g. for LTE application) the front-end |
amplifies the signal prior to a direct downconversion to baseband. Both the amplification | amplifies the signal prior to a direct downconversion to baseband. Both the amplification | ||
and frequency conversion stage have to show a very low noise figure and have to be free | and frequency conversion stage have to show a very low noise figure and have to be free | ||
Line 10: | Line 10: | ||
technologies pose new challenges and offer new opportunities to the analog front-end | technologies pose new challenges and offer new opportunities to the analog front-end | ||
design. | design. | ||
− | In this work the analog front-end for the | + | In this work the analog front-end for the up-coming 5G standards will be implemented in |
− | a 28nm | + | a 28nm CMOS technology. Different topologies for the low-noise-amplifier (LNA) |
and the mixer (frequency translation circuit) shall be analyzed and compared. The most | and the mixer (frequency translation circuit) shall be analyzed and compared. The most | ||
promising will be implemented and verifed in the mentioned IC technology. | promising will be implemented and verifed in the mentioned IC technology. | ||
Line 17: | Line 17: | ||
===Status: Available === | ===Status: Available === | ||
: Looking for 1-2 Semester/Master students | : Looking for 1-2 Semester/Master students | ||
− | : Contact: [[:User: | + | : Contact: [[:User:burgert | Thomas Burger]] |
+ | |||
===Prerequisites=== | ===Prerequisites=== | ||
: Analog Integrated Circuits | : Analog Integrated Circuits | ||
Line 24: | Line 25: | ||
: 30% Theory | : 30% Theory | ||
: 60% ASIC Design | : 60% ASIC Design | ||
− | : | + | : 10% Layout |
===Professor=== | ===Professor=== | ||
Line 47: | Line 48: | ||
[[#top|↑ top]] | [[#top|↑ top]] | ||
[[Category:Analog]] | [[Category:Analog]] | ||
− | [[Category: | + | [[Category:Completed]] |
[[Category:Semester Thesis]] | [[Category:Semester Thesis]] | ||
[[Category:Master Thesis]] | [[Category:Master Thesis]] | ||
+ | [[Category:Sporrerb]] |
Latest revision as of 17:38, 21 December 2017
Contents
Short Description
In a transceiver IC, the analog front-end is the first circuit that processes the received signal from the antenna. In modern transceiver ICs (e.g. for LTE application) the front-end amplifies the signal prior to a direct downconversion to baseband. Both the amplification and frequency conversion stage have to show a very low noise figure and have to be free of harmonic distortion. As more and more digital functions are integrated on the transceiver IC, ultra-scaled digital CMOS starts offering big advantages in terms of area and power consumption. Those technologies pose new challenges and offer new opportunities to the analog front-end design. In this work the analog front-end for the up-coming 5G standards will be implemented in a 28nm CMOS technology. Different topologies for the low-noise-amplifier (LNA) and the mixer (frequency translation circuit) shall be analyzed and compared. The most promising will be implemented and verifed in the mentioned IC technology.
Status: Available
- Looking for 1-2 Semester/Master students
- Contact: Thomas Burger
Prerequisites
- Analog Integrated Circuits
- Communication Electronics (recommended)
Character
- 30% Theory
- 60% ASIC Design
- 10% Layout