Difference between pages "LAPACK/BLAS for FPGA" and "PULP"
From iis-projects
(Difference between pages)
m (→Short Description) |
(→Related Chips) |
||
| Line 1: | Line 1: | ||
| − | + | __NOTOC__ | |
| + | ==PULP - an Open-Source Parallel Ultra-Low-Power Processing-Platform== | ||
| − | + | This is a joint project between the [http://www.iis.ee.ethz.ch Integrated Systems laboratory (IIS)] of ETH Zurich (IIS) and the [http://www.dei.unibo.it/en/research/research-facilities/Labs/eess-energy-efficient-embedded-systems Energy-efficient Embedded Systems] (EEES) group of UNIBO to develop an open-source scalable Hardware and Software research platform with the goal to break the pJ/op barrier within a power envelope of a few mW. | |
| − | |||
| − | + | [mailto:lbenini@iis.ee.ethz.ch Inquiries] from interested partners are welcome. | |
| − | + | ''....more to follow.... stay tuned!'' | |
| − | |||
| − | |||
| − | |||
| − | === | + | ===Related Available Projects=== |
| − | : | + | <DynamicPageList> |
| − | : | + | category = PULP |
| + | category = Available | ||
| + | </DynamicPageList> | ||
| + | === Related Chips === | ||
| + | * [http://asic.ethz.ch/2013/Pulp.html Pulp v1] The first version of the PULP platform realized in 28nm FDSOI technology with 4 parallel cores. | ||
| + | * [http://asic.ethz.ch/2013/Or10n.html Or10n] An optimized implementation of the OpenRISC processor developed to be used within PULP. | ||
| + | * [http://asic.ethz.ch/2013/Sir10us.html Sir10us] A cryptographic application that uses the Or10n processor developed for PULP. | ||
| + | * [http://asic.ethz.ch/2014/Artemis.html Artemis] 4 core PULP system including FPU. | ||
| + | * [http://asic.ethz.ch/2014/Hecate.html Artemis] 4 core PULP system with 2 shared FPUs. | ||
| + | * [http://asic.ethz.ch/2014/Selene.html Artemis] 4 core PULP system with 1 shared FPU using a logarithmic number system. | ||
| − | === | + | ===Links=== |
| − | : | + | * [http://www-micrel.deis.unibo.it/sitonew/links/index.html PULP page in University of Bologna] |
| − | |||
| − | |||
| − | + | [[Category:PULP]] | |
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
Revision as of 15:47, 14 January 2015
PULP - an Open-Source Parallel Ultra-Low-Power Processing-Platform
This is a joint project between the Integrated Systems laboratory (IIS) of ETH Zurich (IIS) and the Energy-efficient Embedded Systems (EEES) group of UNIBO to develop an open-source scalable Hardware and Software research platform with the goal to break the pJ/op barrier within a power envelope of a few mW.
Inquiries from interested partners are welcome.
....more to follow.... stay tuned!
Related Available Projects
- Event-based navigation on autonomous nano-drones
- A Novel Execution Scheme for Ultra-tiny CNNs Aboard Nano-UAVs
- Improved Collision Avoidance for Nano-drones
- Deep Learning-based Global Local Planner for Autonomous Nano-drones
- Training and Deploying Next-Generation Quantized Neural Networks on Microcontrollers
- Ibex: Tightly-Coupled Accelerators and ISA Extensions
- Implementation of the RISC-V Bit Manipulation (RVB) extensions for our RISC-V core
- Implementation of the RISC-V Bit Manipulation (RVB) extensions for our RI5CY core
- Scalable Heterogeneous L1 Memory Interconnect for Smart Accelerator Coupling in Ultra-Low Power Multicores
- Cerebellum: Design of a Programmable Smart-Peripheral for the Ariane Core
- Physics is looking for PULP
- Monocular Vision-based Object Following on Nano-size Robotic Blimp
- A Waypoint-based Navigation System for Nano-Size UAVs in GPS-denied Environments
- Embedded Audio Source Localization Exploiting Coincidence Detection in Asynchronous Spike Streams
- PVT Dynamic Adaptation in PULPv3
- Covariant Feature Detector on Parallel Ultra Low Power Architecture
- Ultra-High-Efficiency Power Supply Management for Ultra-Low-Power Systems on Chip
- Hardware Support for IDE in Multicore Environment
- Variability Tolerant Ultra Low Power Cluster
Related Chips
- Pulp v1 The first version of the PULP platform realized in 28nm FDSOI technology with 4 parallel cores.
- Or10n An optimized implementation of the OpenRISC processor developed to be used within PULP.
- Sir10us A cryptographic application that uses the Or10n processor developed for PULP.
- Artemis 4 core PULP system including FPU.
- Artemis 4 core PULP system with 2 shared FPUs.
- Artemis 4 core PULP system with 1 shared FPU using a logarithmic number system.
