Revision as of 13:30, 7 May 2020

In this page you will find student and research projects at the Integrated Systems Laboratory of the ETH Zurich.

Institute Organization

The IIS Consists of 5 main research groups

• Analog and Mixed Signal Design
• Digital Circuits and Systems
• Energy Efficient Circuits and IoT Systems
• Nano-TCAD
• Physical Characterization

Analog and Mixed Signal Design Group (Prof. Huang)

• Analog IC Design
• Biomedical System on Chips
• RF SoCs for the Internet of Things
• High-Performance & V2X Cellular Communications

Digital Circuits and Systems Group (Prof. Benini)

• Computer Architecture
• Acceleration and Transprecision
• Heterogeneous Acceleration Systems
• Event-Driven Computing
• Predictable Execution
• Low Power Embedded Systems and Wireless Sensors Networks
• Embedded Artificial Intelligence:Systems And Applications
• Students' International Competitions: F1(AMZ), Swissloop, Educational Rockets
• Transient Computing
• RF SoCs for the Internet of Things
• Energy Efficient Autonomous UAVs
• Biomedical System on Chips
• Digital Medical Ultrasound Imaging
• Cryptographic Hardware
• Deep Learning Acceleration
• Human Intranet

Energy Efficient Circuits and IoT Systems Group (Prof. Jang)

<ynamicPageList> category = EECIS category = Available category = Hot </DynamicPageList>

Nano-TCAD Group (Prof. Luisier)

• Efficient Banded Matrix Multiplication for Quantum Transport Simulations
• Charge and heat transport through graphene nanoribbon based devices
• Molecular Binding Kinetics Modelling of NO2 on Graphene/hBN Heterostructure
• Quantum Transport Modeling of Interband Cascade Lasers (ICL)
• Every individual on the planet should have a real chance to obtain personalized medical therapy
• Integrated silicon photonic structures-Lumiphase
• Characterization techniques for silicon photonics-Lumiphase
• Implementation of Computationally Efficient Scattering Mechanisms for Periodic Devices and 2D Materials
• Electrothermal characterization of van der Waals Heterostructures with a partial overlap
• Phase-change memory devices for emerging computing paradigms
• Finite element modeling of electrochemical random access memory
• Influence of the Initial Filament Geometry on the Forming Step in CBRAM.
• Nanoscale Hybrid III-V Plasmonic Laser for Low-Power Photonic ICs
• Design space exploration of InP Heterojunction Bipolar Transistors (DHBTs)
• Quantum transport in 2D heterostructures
• Development of an efficient algorithm for quantum transport codes
• Investigation of Metal Diffusion in Oxides for CBRAM Applications
• Investigation of Redox Processes in CBRAM

Physical Characterization Group (Dr.Ciappa)

• Characterization of the susceptibility to cosmic radiation of wide bandgap power devices by radioactive sources and at cryogenic temperatures
• Design of an on-field adaptable pulse-processing unit for semicondutor radiation detectors
• Design and Exploitation of a Test-Bench for Non-Destructive Characterization of the Susceptibility of Silicon Carbide (SiC) Power Devices to Cosmic Radiation
• Experimental Validation of Impact Ionization Models for TCAD Simulation by a Novel Characterization Technique
• Design and implementation of the front-end for a portable ionizing radiation detector

Collaborations with other groups/departments

• Real-Time Implementation of Quantum State Identification using an FPGA

Selected Projects in Progress

For a complete list, see Projects in Progress.

• Investigating the Cost of Special-Case Handling in Low-Precision Floating-Point Dot Product Units (1S)
• Smart Meters
• A reduction-capable AXI XBAR for fast M-to-1 communication (1M)
• Benchmarking a heterogeneous 217-core MPSoC on HPC applications (M/1-3S)
• Ternary Neural Networks for Face Recognition

Selected Completed Projects

For a complete list, see Completed Projects.

• Optimizing the Pipeline in our Floating Point Architectures (1S)
• Weak-strong massive MIMO communication with low-resolution ADCs
• Novel Methods for Jammer Mitigation
• ASIC Implementation of Jammer Mitigation
• Design of a Prototype Chip with Interleaved Memory and Network-on-Chip

Selected Research Projects

For a complete list, see Research Projects.

• Optimizing the Pipeline in our Floating Point Architectures (1S)
• Weak-strong massive MIMO communication with low-resolution ADCs
• Novel Methods for Jammer Mitigation
• ASIC Implementation of Jammer Mitigation
• Design of a Prototype Chip with Interleaved Memory and Network-on-Chip

Links to Other IIS Webpages

http://www.iis.ee.ethz.ch

Integrated Systems Laboratory Main homepage

http://www.nano-tcad.ethz.ch

Nano-TCAD group homepage

http://www.dz.ee.ethz.ch

Microelectronics Design Center

http://asic.ethz.ch/cg

The IIS-ASIC Chip Gallery

http://eda.ee.ethz.ch

EDA Wiki (ETH Zurich internal access only!)