Difference between revisions of "Marco Bertuletti"
From iis-projects
Mbertuletti (talk | contribs) |
Mbertuletti (talk | contribs) |
||
| Line 1: | Line 1: | ||
[[File:PULP_ID.jpeg|200px|thumb|right]] | [[File:PULP_ID.jpeg|200px|thumb|right]] | ||
| − | + | ||
I completed my B.Sc. and M.Sc. in Electronics Engineering at Politecnico di Milano in July 2019 and December 2021, respectively. Since March 2022, I am pursuing a Ph.D. in the Circuits and Systems group of Prof. Luca Benini. | I completed my B.Sc. and M.Sc. in Electronics Engineering at Politecnico di Milano in July 2019 and December 2021, respectively. Since March 2022, I am pursuing a Ph.D. in the Circuits and Systems group of Prof. Luca Benini. | ||
| + | |||
| + | ==Research interests== | ||
My main research interests are: | My main research interests are: | ||
Revision as of 15:50, 9 August 2022
I completed my B.Sc. and M.Sc. in Electronics Engineering at Politecnico di Milano in July 2019 and December 2021, respectively. Since March 2022, I am pursuing a Ph.D. in the Circuits and Systems group of Prof. Luca Benini.
Research interests
My main research interests are:
- Computer and System Architecture
- Parallel Programming
- Manycore systems
Contact
- Office: ETZ J71.2
- e-mail: mbertuletti@iis.ee.ethz.ch
- www: Marco Bertuletti (ETH page)
Projects
Available Projects
- A RISC-V fault-tolerant many-core accelerator for 5G Non-Terrestrial Networks (1-2S/B)
- Advanced Physical Design: Reinforcement Learning for Macro Placement and Mix-Placer (B/1-2S)
- All the flavours of FFT on MemPool (1-2S/B)
- RedCap-5G for IOT application on prototype taped-out silicon
- Vector-based Parallel Programming Optimization of Communication Algorithm (1-2S/B)
