Difference between revisions of "Marco Bertuletti"
From iis-projects
Mbertuletti (talk | contribs) (Created page with "== Marco Bertuletti == I completed my B.Sc. and M.Sc. in Electronics Engineering at Politecnico di Milano in July 2019 and December 2021, respectively. Since March 2022, I a...") |
Mbertuletti (talk | contribs) (→Projects) |
||
| (47 intermediate revisions by 2 users not shown) | |||
| Line 1: | Line 1: | ||
| − | + | [[File:PULP_ID.jpeg||140px|thumb|right]] | |
| + | I completed my B.Sc. and M.Sc. in Electronics Engineering at Politecnico di Milano in July 2019 and December 2021, respectively. | ||
| − | + | Since March 2022, I am pursuing a Ph.D. in the Circuits and Systems group of Prof. Luca Benini. | |
| − | == | + | ==Research interests== |
My main research interests are: | My main research interests are: | ||
| − | |||
* Parallel Programming | * Parallel Programming | ||
* Manycore systems | * Manycore systems | ||
| + | * New radio baseband processing | ||
| − | ==Contact | + | I work on the implementation of 5G physical uplink shared channel on Mempool and Terapool. These two IIS born manycore architectures have respectively 256 and 1024 cores, sharing a large L1 data memory. If you are interested in one of my projects or you would like to discuss about my research feel free to drop me an e-mail or to pass by my office! |
| − | * '''Office''': ETZ | + | |
| + | ==Contact== | ||
| + | |||
| + | * '''Office''': ETZ J69.2 | ||
* '''e-mail''': [mailto:mbertuletti@iis.ee.ethz.ch mbertuletti@iis.ee.ethz.ch] | * '''e-mail''': [mailto:mbertuletti@iis.ee.ethz.ch mbertuletti@iis.ee.ethz.ch] | ||
* '''www''': [https://ee.ethz.ch/the-department/people-a-z/person-detail.MzAyNTU4.TGlzdC8zMjc5LC0xNjUwNTg5ODIw.html Marco Bertuletti (ETH page)] | * '''www''': [https://ee.ethz.ch/the-department/people-a-z/person-detail.MzAyNTU4.TGlzdC8zMjc5LC0xNjUwNTg5ODIw.html Marco Bertuletti (ETH page)] | ||
| + | |||
| + | ==Projects== | ||
| + | |||
| + | ===Available Projects=== | ||
| + | <DynamicPageList> | ||
| + | category = Available | ||
| + | category = Mbertuletti | ||
| + | suppresserrors=true | ||
| + | ordermethod=sortkey | ||
| + | order=ascending | ||
| + | </DynamicPageList> | ||
| + | |||
| + | ===Projects In Progress=== | ||
| + | <DynamicPageList> | ||
| + | category = In progress | ||
| + | category = Mbertuletti | ||
| + | </DynamicPageList> | ||
| + | |||
| + | ===Projects Completed=== | ||
| + | <DynamicPageList> | ||
| + | category = Completed | ||
| + | category = Mbertuletti | ||
| + | </DynamicPageList> | ||
Latest revision as of 09:40, 2 November 2023
I completed my B.Sc. and M.Sc. in Electronics Engineering at Politecnico di Milano in July 2019 and December 2021, respectively.
Since March 2022, I am pursuing a Ph.D. in the Circuits and Systems group of Prof. Luca Benini.
Contents
Research interests
My main research interests are:
- Parallel Programming
- Manycore systems
- New radio baseband processing
I work on the implementation of 5G physical uplink shared channel on Mempool and Terapool. These two IIS born manycore architectures have respectively 256 and 1024 cores, sharing a large L1 data memory. If you are interested in one of my projects or you would like to discuss about my research feel free to drop me an e-mail or to pass by my office!
Contact
- Office: ETZ J69.2
- e-mail: mbertuletti@iis.ee.ethz.ch
- www: Marco Bertuletti (ETH page)
Projects
Available Projects
- A RISC-V fault-tolerant many-core accelerator for 5G Non-Terrestrial Networks (1-2S/B)
- Advanced Physical Design: Reinforcement Learning for Macro Placement and Mix-Placer (B/1-2S)
- All the flavours of FFT on MemPool (1-2S/B)
- RedCap-5G for IOT application on prototype taped-out silicon
- Vector-based Parallel Programming Optimization of Communication Algorithm (1-2S/B)
Projects In Progress
- Runtime partitioning of L1 memory in Mempool (M)
- Vector-based Manycore HPC Cluster Exploration for 5G Communication Algorithm (1-2M)
