Difference between revisions of "Minimal Cost RISC-V core"
|(2 intermediate revisions by one other user not shown)|
|Line 8:||Line 8:|
: Supervisors: [[:User:
: Supervisors: [[:User:|Antonio Pullini]]
|Line 45:||Line 45:|
[[Category:Digital]] [[Category:Semester Thesis
[[Category:Digital]] [[Category:Semester Thesis]] [[Category:2016]] [[Category:ASIC]] [[Category:PULP]] [[Category:Processor]]
Latest revision as of 16:24, 21 August 2019
RISC-V is an open source instruction set architecture (ISA) designed by UC Berkeley. For the PULP architecture we have designed our own RISC-V cores which target maximum energy efficiency. The cores are based on an in-order, 4 stage 32b pipeline. Our core currently supports the basic instruction set, as well as multiplications and divisions. To further increase the efficiency of the core we have also added several instruction set extensions.
A simple micro-controller on the other hand, does not need the full support of all the extensions. Instead minimal hardware costs and ultra low power consumption are the most important requirements of such a system. For this purpose a processor which only supports the basic instructions is enough. A very simple 2-3stage pipeline and minimal support for the number of registers can further decrease the power consumption which allows to outperform other cores which are optimized for signal-processing tasks.
In this project you are going to design a CPU micro-architecture which minimizes the area footprint and power consumption in order to outperform an ARM Cortex M0 and other low power cores. The focus lies on reducing power consumption which is the most important metric. To achieve this every aspect of the design must be done with low power and minimum area in mind.
- Supervisors: Antonio Pullini
- VLSI I
- Interest in Computer Architectures (RISC architectures)
- VHDL/System Verilog knowledge
- Programming in C
- 25% Theory
- 50% ASIC Design
- 25% Verification