Difference between revisions of "Multiuser Equalization and Detection for 3GPP TD-SCDMA"
From iis-projects
(Created page with "thumb|600px ==Short Description== TD-SCDMA is a 3GPP standard that combines an advanced TDMA/TDD system with an adaptive CDMA...") |
m |
||
Line 6: | Line 6: | ||
: Looking for project partner | : Looking for project partner | ||
: Contact: [http://iis-projects.ee.ethz.ch/index.php/User:Badawi Karim Badawi] | : Contact: [http://iis-projects.ee.ethz.ch/index.php/User:Badawi Karim Badawi] | ||
− | === | + | ===Prerequisites=== |
: VLSI I | : VLSI I | ||
: Interest in Mobile Communications | : Interest in Mobile Communications | ||
Line 49: | Line 49: | ||
==Links== | ==Links== | ||
+ | |||
+ | [[#top|↑ top]] | ||
[[Category:Digital]] | [[Category:Digital]] |
Revision as of 10:27, 17 January 2014
Contents
Short Description
TD-SCDMA is a 3GPP standard that combines an advanced TDMA/TDD system with an adaptive CDMA component operating in a synchronous mode. Its TDD nature allows to master asymmetric services more efficiently than other 3G standards. Up- and downlink resources are flexibly assigned according to traffic needs, and a flexible data rate upto 2.8Mbit/s is provided. Which is helpful in an environment with increasing data traffic, which tends to be asymmetric (mobile Internet). In order to bring this to practice, clever Multiuser detection and equalization techniques have to be deployed at the UE. In this thesis, novel and well-known techniques shall be implemented and investigated with focus on their performance-complexity tradeoff and their performance limitations in realistic conditions. Therefore, Matlab blocks have to be implemented and integrated within our TD-SCDMA simulation chain, followed by implementation in VHDL code. Finally, the design has to be synthesized and optimized.
Status: Available
- Looking for project partner
- Contact: Karim Badawi
Prerequisites
- VLSI I
- Interest in Mobile Communications
- Matlab and VHDL knowledge
Character
- 25% Theory
- 25% Simulation
- 25% Architecture/VHDL
- 25% ASIC Implementation