Dead-end pages
From iis-projects
The following pages do not link to other pages in iis-projects.
Showing below up to 100 results in range #1 to #100.
View (previous 100 | next 100) (20 | 50 | 100 | 250 | 500)
- (M): A Flexible Peripheral System for High-Performance Systems on Chip
- 3D Turbo Decoder ASIC Realization
- ASIC Implementation of a Low-Power mmWave Massive MIMO Equalizer with a Custom Number Format
- ASIC implementation of a beamspace massive MIMO-OFDM detector for 5G/6G
- ASIC implementation of an interpolation-based wideband massive MIMO detector
- A Post-Simulation Trace-Based RISC-V GDB Debugging Server
- A Snitch-based Compute Accelerator for HERO
- A Trustworthy Three-Factor Authentication System
- Acceleration and Transprecision
- All-Digital In-Memory Processing
- An Ultra-Compact High-Power CMOS Power Amplifier for Millimeter-Wave 5G Communications
- AnalogInt
- Analog IC Design
- Andrea Cossettini
- Andreas Kurth
- Application Specific Frequency Synthesizers (Analog/Digital PLLs)
- Audio
- Audio Signal Processing
- Bandwidth Extension with Carrier Aggregation for Mobile Gigabit-Communication
- Beamspace processing for 5G mmWave massive MIMO on GPU
- Benchmarking a heterogeneous 217-core MPSoC on HPC applications
- Benchmarking a heterogeneous 217-core MPSoC on HPC applications (M/1-3S))
- Benjamin Sporrer
- Benjamin Weber
- Biomedical System on Chips
- Biomedical Systems on Chip
- Channel Estimation and Equalization for LTE Advanced
- Characterization of the susceptibility to cosmic radiation of wide bandgap power devices by radioactive sources and at cryogenic temperatures
- Characterization techniques for silicon photonics-Lumiphase
- Charge and heat transport through graphene nanoribbon based devices
- Christoph Keller
- Christoph Leitner
- Coding Guidelines
- Completed
- Creating A Reshuffling Mid-end For Reorganizing Data Inside The Compute Cluster (1-3S/B)
- Cryptography
- DaCe on Snitch
- Deconvolution Accelerator for On-Chip Semi-Supervised Learning
- Design Review
- Design and Exploitation of a Test-Bench for Non-Destructive Characterization of the Susceptibility of Silicon Carbide (SiC) Power Devices to Cosmic Radiation
- Design and implementation of the front-end for a portable ionizing radiation detector
- Design of a D-Band Variable Gain Amplifier for 6G Communication
- Design of a Scalable High-Performance and Low-Power Interface Based on the I3C Protocol (1M)
- Design of a Scalable High-Performance and Low-Power Interface Based on the I3C Protocol (B/1-3S)
- Design of an on-field adaptable pulse-processing unit for semicondutor radiation detectors
- Development of an efficient algorithm for quantum transport codes
- Digital Transmitter for Mobile Communications
- Efficient Banded Matrix Multiplication for Quantum Transport Simulations
- Electrically verifying a CMOS Multi-Modal Electrochemical, Impedance, and Optical Cellular Sensing Array for Massively Paralleled Exoelectrogen Screening
- Electrothermal characterization of van der Waals Heterostructures with a partial overlap
- Embedded Artificial Intelligence:Systems And Applications
- Embedded Systems and autonomous UAVs
- Enabling Standalone Operation
- Every individual on the planet should have a real chance to obtain personalized medical therapy
- Experimental Validation of Impact Ionization Models for TCAD Simulation by a Novel Characterization Technique
- FFT HDL Code Generator for Multi-Antenna mmWave Communication
- FPGA-Based Digital Frontend for 3G Receivers
- FPGA Optimizations of Dense Binary Hyperdimensional Computing
- Fabian Schuiki
- Fast and Accurate Multiclass Inference for Brain–Computer Interfaces
- Federico Villani
- Ferroelectric Memristors for Artificial Neural Networks (IBM-Zurich)
- Final Presentation
- Final Report
- Frank K. Gürkaynak
- GRAND Hardware Implementation
- Guillaume Mocquard
- Harald Kröll
- Hardware Accelerated Derivative Pricing
- Herschmi
- High resolution, low power Sigma Delta ADC
- Hyperdimensional Computing
- IBM A2O Core
- IBM Research–Zurich
- IP-Based SoC Generation and Configuration (1-3S)
- ISA extensions in the Snitch Processor for Signal Processing (1M)
- IcySoC
- Implementation of Computationally Efficient Scattering Mechanisms for Periodic Devices and 2D Materials
- Implementation of a Heterogeneous System for Image Processing on an FPGA
- Influence of the Initial Filament Geometry on the Forming Step in CBRAM
- Influence of the Initial Filament Geometry on the Forming Step in CBRAM.
- Integrated Devices, Electronics, And Systems
- Integrated silicon photonic structures
- Integrated silicon photonic structures-Lumiphase
- Integrating Hardware Accelerators into Snitch
- Investigation of Metal Diffusion in Oxides for CBRAM Applications
- Investigation of Redox Processes in CBRAM
- Jammer-Resilient Synchronization for Wireless Communications
- Jammer Mitigation Meets Machine Learning
- Karim Badawi
- Libria
- LightProbe
- Low-Power Time Synchronization for IoT Applications
- Low Power Embedded Systems
- Low Power Embedded Systems and Wireless Sensors Networks
- Machine Learning Assisted Direct Synthesis of Passive Networks
- Mapping Networks on Reconfigurable Binary Engine Accelerator
- Marco Bertuletti
- Matheus Cavalcante
- Matteo Perotti