Pages with the most categories
From iis-projects
Showing below up to 50 results in range #101 to #150.
View (previous 50 | next 50) (20 | 50 | 100 | 250 | 500)
- Implementation of the RISC-V Bit Manipulation (RVB) extensions for our RISC-V core (10 categories)
- A Novel Execution Scheme for Ultra-tiny CNNs Aboard Nano-UAVs (10 categories)
- PULPonFPGA: Lightweight Virtual Memory Support - Software Cache (10 categories)
- Designing a Scalable Miniature I/O DMA (1-2B/1-3S/M) (10 categories)
- Timing Channel Mitigations for RISC-V Cores (10 categories)
- Fast Simulation of Manycore Systems (1S) (10 categories)
- Heroino: Design of the next CORE-V Microcontroller (10 categories)
- Integrating Ultrasound Technology into a Fitness Tracking Device (1M, 2 B/S) (10 categories)
- Design of a CAN Interface to Enable Reliable Sensors-to-Processors Communication for Automotive-oriented Embedded Applications (1M) (10 categories)
- LightProbe - 200G Remote DMA for GPU FPGA Data Transfers (10 categories)
- BirdGuard (10 categories)
- Design of an Energy-Efficient Ethernet Interface for Linux-capable Systems (10 categories)
- Advanced Physical Design: Reinforcement Learning for Macro Placement and Mix-Placer (B/1-2S) (10 categories)
- PULP’s CLIC extensions for fast interrupt handling (10 categories)
- Improving datarate and efficiency of ultra low power wearable ultrasound (10 categories)
- Efficient TNN Inference on PULP Systems (10 categories)
- Wireless Communication Systems for the IoT (10 categories)
- Physical Implementation of MemPool, PULP's Manycore System (1M/1-2S) (10 categories)
- Implementing Configurable Dual-Core Redundancy (10 categories)
- Taping a Safer Silicon Implementation of Snitch (M/2-3S) (10 categories)
- GUI-developement for an action-cam-based eye tracking device (10 categories)
- Real-Time Embedded Classification of Neural Activity in Rat Barrel Cortex (10 categories)
- ASR-Waveformer (10 categories)
- Accelerator for Spatio-Temporal Video Filtering (10 categories)
- Augmenting Our IPs with AXI Stream Extensions (M/1-2S) (10 categories)
- Data Augmentation Techniques in Biosignal Classification (10 categories)
- PULP Freertos with LLVM (10 categories)
- IP-Based SoC Generation and Configuration (1-3S/B) (10 categories)
- Creating A Boundry Scan Generator (1-3S/B/2-3G) (10 categories)
- Ultrasound Low power WiFi with IMX7 (10 categories)
- Bridging QuantLab with LPDNN (10 categories)
- Improved Collision Avoidance for Nano-drones (10 categories)
- Softmax for Transformers (M/1-2S) (10 categories)
- IoT Turbo Decoder (10 categories)
- A Snitch-Based SoC on iCE40 FPGAs (1-2S/B) (10 categories)
- Watchdog Timer for PULP (10 categories)
- ISA extensions in the Snitch Processor for Signal Processing (M) (10 categories)
- Creating A Technology-independent USB1.0 Host Implementation Targetting ASICSs (1-3S/B) (10 categories)
- StoneEDGE: An EC-GSM-IoT and Evolved EDGE PHY ASIC (10 categories)
- Development Of A Test Bed For Ultrasonic Transducer Characterization (1 S/B) (10 categories)
- Machine Learning for extracting Muscle features from Ultrasound raw data (10 categories)
- PULPonFPGA: Hardware L2 Cache (10 categories)
- Floating-Point Divide & Square Root Unit for Transprecision (10 categories)
- On-Board Software for PULP on a Satellite (10 categories)
- Development Of An FPGA-Based Optoacoustic Image Reconstruction Platform for Clinical Applications (10 categories)
- Towards Formal Verification of the iDMA Engine (1-3S/B) (10 categories)
- Machine Learning for extracting Muscle features using Ultrasound (10 categories)
- Spatio-Temporal Video Filtering (10 categories)
- Low Latency Brain-Machine Interfaces (10 categories)
- Streaming Layer Normalization in ITA (M/1-2S) (10 categories)