Pages with the most categories
From iis-projects
Showing below up to 500 results in range #1 to #500.
View (previous 500 | next 500) (20 | 50 | 100 | 250 | 500)
- Wearable Ultrasound for Artery monitoring (17 categories)
- Ultrasound-EMG combined hand gesture recognition (16 categories)
- Design of combined Ultrasound and PPG systems (16 categories)
- GPT on the edge (15 categories)
- Digital (15 categories)
- Towards Flexible and Printable Wearables (15 categories)
- BigPULP: Multicluster Synchronization Extensions (14 categories)
- MCU Bus and Memory Generator: implementation of a Highly Configurable bus and memory subsystem for a RISC-V based microcontroller. (14 categories)
- Ultrasound Doppler system development (14 categories)
- Modular Distributed Data Collection Platform (14 categories)
- Testbed Design for Self-sustainable IoT Sensors (14 categories)
- FPGA mapping of RPC DRAM (13 categories)
- Battery indifferent wearable Ultrasound (13 categories)
- Resource Partitioning of RPC DRAM (13 categories)
- Advanced EEG glasses (13 categories)
- Ultra low power wearable ultrasound probe (13 categories)
- Manycore System on FPGA (M/S/G) (13 categories)
- Smart Virtual Memory Sharing (13 categories)
- Low-Energy Cluster-Coupled Vector Coprocessor for Special-Purpose PULP Acceleration (13 categories)
- Hypervisor Extension for Ariane (M) (13 categories)
- Design of combined Ultrasound and Electromyography systems (13 categories)
- Automatic unplugging detection for Ultrasound probes (13 categories)
- Design of a High-performance Hybrid PTZ for Multimodal Vision Systems (13 categories)
- Object Detection and Tracking on the Edge (13 categories)
- Design of a Low Power Smart Sensing Multi-modal Vision Platform (13 categories)
- Peripheral Event Linking System for Real-time Capable Energy Efficient SoCs (13 categories)
- Transforming MemPool into a CGRA (M) (12 categories)
- PULPonFPGA: Lightweight Virtual Memory Support - Multi-Level TLB (12 categories)
- Deep Learning Based Anomaly Detection in ECG Signals Using Foundation Models (12 categories)
- PULPonFPGA: Lightweight Virtual Memory Support - Page Table Walker (12 categories)
- Minimum Variance Beamforming for Wearable Ultrasound Probes (12 categories)
- Efficient Synchronization of Manycore Systems (M/1S) (12 categories)
- An RPC DRAM Implementation for Energy-Efficient ASICs (1-2S) (12 categories)
- Real-Time ECG Contractions Classification (12 categories)
- Visualizing Functional Microbubbles using Ultrasound Imaging (12 categories)
- BCI-controlled Drone (12 categories)
- Implementing DSP Instructions in Banshee (1S) (12 categories)
- Exploratory Development of a Unified Foundational Model for Multi Biosignal Analysis (12 categories)
- Pretraining Foundational Models for EEG Signal Analysis Using Open Source Large Scale Datasets (12 categories)
- Compression of Ultrasound data on FPGA (12 categories)
- Ultrasound based hand gesture recognition (12 categories)
- Streaming Integer Extensions for Snitch (M/1-2S) (12 categories)
- Baseband Meets CPU (12 categories)
- PULPonFPGA: Lightweight Virtual Memory Support - Coherency Extensions (12 categories)
- Bringup and Evaluation of an Energy-efficient Heterogeneous Manycore Compute Platform (1-2S) (12 categories)
- Time Gain Compensation for Ultrasound Imaging (11 categories)
- Efficient Memory Stream Handling in RISC-V-based Systems (M/1-2S) (11 categories)
- Real-time Linux on RISC-V (11 categories)
- Creating a HDMI Video Interface for PULP (11 categories)
- Machine Learning on Ultrasound Images (11 categories)
- Enabling Efficient Systolic Execution on MemPool (M) (11 categories)
- Resource Partitioning of Caches (11 categories)
- Design of a Scalable High-Performance and Low-Power Interface Based on the I3C Protocol (1-3S/B) (11 categories)
- BigPULP: Shared Virtual Memory Multicluster Extensions (11 categories)
- Event-based navigation on autonomous nano-drones (11 categories)
- Building an RTL top level for a Mempool-based Heterogeneous SoC (M/1-3S) (11 categories)
- Fast Accelerator Context Switch for PULP (11 categories)
- CLIC for the CVA6 (11 categories)
- EEG-based drowsiness detection (11 categories)
- Mixed-Precision Neural Networks for Brain-Computer Interface Applications (11 categories)
- Non-blocking Algorithms in Real-Time Operating Systems (11 categories)
- Development of statistics and contention monitoring unit for PULP (11 categories)
- Predict eye movement through brain activity (11 categories)
- Routing 1000s of wires in Network-on-Chips (1-2S/M) (11 categories)
- Modeling FlooNoC in GVSoC (S/M) (11 categories)
- LLVM and DaCe for Snitch (1-2S) (11 categories)
- Running Rust on PULP (11 categories)
- Smart e-glasses for concealed recording of EEG signals (11 categories)
- A RISC-V fault-tolerant many-core accelerator for 5G Non-Terrestrial Networks (1-2S/B) (11 categories)
- A Wireless Sensor Network for HPC monitoring (11 categories)
- Approximate Matrix Multiplication based Hardware Accelerator to achieve the next 10x in Energy Efficiency: Full System Intregration (11 categories)
- EEG earbud (11 categories)
- Evaluating SoA Post-Training Quantization Algorithms (11 categories)
- In-ear EEG signal acquisition (11 categories)
- Fault-Tolerant Floating-Point Units (M) (11 categories)
- Towards the Ariane Desktop: Display Output for Ariane on FPGA under Linux (S/B/G) (11 categories)
- SCMI Support for Power Controller Subsystem (11 categories)
- Cerebellum: Design of a Programmable Smart-Peripheral for the Ariane Core (11 categories)
- Extension and Evaluation of TinyDMA (1-2S/B/2-3G) (11 categories)
- A Snitch-based Compute Accelerator for HERO (M/1-2S) (11 categories)
- A Flexible FPGA-Based Peripheral Platform Extending Linux-Capable Systems on Chip (1-3S/B) (11 categories)
- Training and Deploying Next-Generation Quantized Neural Networks on Microcontrollers (11 categories)
- Implementation of a Small and Energy-Efficient RISC-V-based Vector Accelerator (1M) (11 categories)
- A Flexible Peripheral System for High-Performance Systems on Chip (M) (11 categories)
- Memory Augmented Neural Networks in Brain-Computer Interfaces (11 categories)
- Streaming Layer Normalization in ITA (M/1-2S) (10 categories)
- Ultrasound measurement of microbubble stiffness for in situ detection of protease activity in clinical settings (10 categories)
- Zephyr RTOS on PULP (10 categories)
- Ottocore: A Minimal RISC-V Core Designed for Teaching (B/2G) (10 categories)
- Deep Learning-based Global Local Planner for Autonomous Nano-drones (10 categories)
- Design of a Reconfigurable Vector Processor Cluster for Area Efficient Radar Processing (1M) (10 categories)
- Next Generation Synchronization Signals (10 categories)
- A Unified Compute Kernel Library for Snitch (1-2S) (10 categories)
- Ibex: Tightly-Coupled Accelerators and ISA Extensions (10 categories)
- Smart Meters (10 categories)
- Enhancing our DMA Engine with Fault Tolerance (10 categories)
- Design and Implementation of a Fully-digital Platform-independent Integrated Temperature Sensor Enabling DVFS in Open-source Tapeouts (1-3S/B) (10 categories)
- Multi issue OoO Ariane Backend (M) (10 categories)
- An FPGA-Based Testbed for 3G Mobile Communications Receivers (10 categories)
- Graph neural networks for epileptic seizure detection (10 categories)
- Shared Correlation Accelerator for an RF SoC (10 categories)
- Extend the RI5CY core with priviledge extensions (10 categories)
- A Novel Execution Scheme for Ultra-tiny CNNs Aboard Nano-UAVs (10 categories)
- Enhancing our DMA Engine with Vector Processing Capabilities (1-2S/B) (10 categories)
- PULPonFPGA: Lightweight Virtual Memory Support - Physically Contiguous Memory (10 categories)
- Big Data Analytics Benchmarks for Ara (10 categories)
- Scaleout Study on Interleaved Memory Transfers in Huge Manycore Systems with Multiple HBM Channels (M/1-3S) (10 categories)
- Physical Implementation of Ara, PULP's Vector Machine (1-2S) (10 categories)
- Implementation of the RISC-V Bit Manipulation (RVB) extensions for our RISC-V core (10 categories)
- Advanced Physical Design: Reinforcement Learning for Macro Placement and Mix-Placer (B/1-2S) (10 categories)
- PULPonFPGA: Lightweight Virtual Memory Support - Software Cache (10 categories)
- Designing a Scalable Miniature I/O DMA (1-2B/1-3S/M) (10 categories)
- Timing Channel Mitigations for RISC-V Cores (10 categories)
- Fast Simulation of Manycore Systems (1S) (10 categories)
- Integrating Ultrasound Technology into a Fitness Tracking Device (1M, 2 B/S) (10 categories)
- Design of a CAN Interface to Enable Reliable Sensors-to-Processors Communication for Automotive-oriented Embedded Applications (1M) (10 categories)
- LightProbe - 200G Remote DMA for GPU FPGA Data Transfers (10 categories)
- Heroino: Design of the next CORE-V Microcontroller (10 categories)
- Design of an Energy-Efficient Ethernet Interface for Linux-capable Systems (10 categories)
- PULP’s CLIC extensions for fast interrupt handling (10 categories)
- BirdGuard (10 categories)
- Improving datarate and efficiency of ultra low power wearable ultrasound (10 categories)
- Efficient TNN Inference on PULP Systems (10 categories)
- Wireless Communication Systems for the IoT (10 categories)
- Physical Implementation of MemPool, PULP's Manycore System (1M/1-2S) (10 categories)
- ASR-Waveformer (10 categories)
- Accelerator for Spatio-Temporal Video Filtering (10 categories)
- Implementing Configurable Dual-Core Redundancy (10 categories)
- Taping a Safer Silicon Implementation of Snitch (M/2-3S) (10 categories)
- Augmenting Our IPs with AXI Stream Extensions (M/1-2S) (10 categories)
- GUI-developement for an action-cam-based eye tracking device (10 categories)
- Real-Time Embedded Classification of Neural Activity in Rat Barrel Cortex (10 categories)
- Data Augmentation Techniques in Biosignal Classification (10 categories)
- PULP Freertos with LLVM (10 categories)
- A Snitch-Based SoC on iCE40 FPGAs (1-2S/B) (10 categories)
- IP-Based SoC Generation and Configuration (1-3S/B) (10 categories)
- Creating A Boundry Scan Generator (1-3S/B/2-3G) (10 categories)
- Ultrasound Low power WiFi with IMX7 (10 categories)
- Improved Collision Avoidance for Nano-drones (10 categories)
- Softmax for Transformers (M/1-2S) (10 categories)
- IoT Turbo Decoder (10 categories)
- Watchdog Timer for PULP (10 categories)
- Bridging QuantLab with LPDNN (10 categories)
- ISA extensions in the Snitch Processor for Signal Processing (M) (10 categories)
- Creating A Technology-independent USB1.0 Host Implementation Targetting ASICSs (1-3S/B) (10 categories)
- StoneEDGE: An EC-GSM-IoT and Evolved EDGE PHY ASIC (10 categories)
- Development Of A Test Bed For Ultrasonic Transducer Characterization (1 S/B) (10 categories)
- Machine Learning for extracting Muscle features from Ultrasound raw data (10 categories)
- PULPonFPGA: Hardware L2 Cache (10 categories)
- Floating-Point Divide & Square Root Unit for Transprecision (10 categories)
- On-Board Software for PULP on a Satellite (10 categories)
- Development Of An FPGA-Based Optoacoustic Image Reconstruction Platform for Clinical Applications (10 categories)
- Towards Formal Verification of the iDMA Engine (1-3S/B) (10 categories)
- Machine Learning for extracting Muscle features using Ultrasound (10 categories)
- Spatio-Temporal Video Filtering (10 categories)
- Low Latency Brain-Machine Interfaces (10 categories)
- Creating a Free and Open-Source Verification Environment for Our New DMA Engine (1-3S/B) (9 categories)
- Level Crossing ADC For a Many Channels Neural Recording Interface (9 categories)
- Machine Learning for extracting Muscle features using Ultrasound 2 (9 categories)
- Smart Goggles for Visual In-Action Feedback in Ski Jumping (1 M 1-2B/S) (9 categories)
- LightProbe - WIFI extension (PCB) (9 categories)
- A Multiview Synthesis Core in 65 nm CMOS (9 categories)
- Enhancing Our DMA Engine With Virtual Memory (M/1-3S/B) (9 categories)
- Advanced 5G Repetition Combining (9 categories)
- Improving Cold-Start in Batteryless And Energy Harvesting Systems (9 categories)
- Spatz grows wings: Physical Implementation of a Vector-Powered Manycore System (2S) (9 categories)
- On-Device Learnable Embeddings for Acoustic Environments (9 categories)
- Ultrasound signal processing acceleration with CUDA (9 categories)
- Outdoor Precision Object Tracking for Rockfall Experiments (9 categories)
- Hardware Constrained Neural Architechture Search (9 categories)
- Coherence-Capable Write-Back L1 Data Cache for Ariane (M) (9 categories)
- Implementation of an Accelerator for Retentive Networks (1-2S) (9 categories)
- Internet of Things Network Synchronizer (9 categories)
- System Analysis and VLSI Design of NB-IoT Baseband Processing (9 categories)
- Vector-based Parallel Programming Optimization of Communication Algorithm (1-2S/B) (9 categories)
- Continual Learning for Adaptive EEG Monitoring in Epileptic Seizure Detection (9 categories)
- Channel Estimation for 5G Cellular IoT and Fast Fading Channels (9 categories)
- Neural Network Algorithms and Interfaces with Accelerators for Embedded Platforms with Real World Applications (9 categories)
- Contrastive Learning for Self-supervised Clustering of iEEG Data for Epileptic Patients (9 categories)
- Design and Implementation of an Approximate Floating Point Unit (9 categories)
- Spiking Neural Network for Motor Function Decoding Based on Neural Dust (9 categories)
- Knowledge Distillation for Embedded Machine Learning (9 categories)
- Multisensory system for performance analysis in ski jumping (M/1-2S/B) (9 categories)
- On - Device Continual Learning for Seizure Detection on GAP9 (9 categories)
- Cycle-Accurate Event-Based Simulation of Snitch Core (9 categories)
- Integrating Hardware Accelerators into Snitch (1S) (9 categories)
- Accelerating Stencil Workloads on Snitch using ISSRs (1-2S/B) (9 categories)
- Improving SystemVerilog Support for Free And Open-Source EDA Tools (1-3S/B) (9 categories)
- HERO: TLB Invalidation (9 categories)
- Towards a High-performance Open-source Verification Suite for AXI-based Systems (M/1-3S/B) (9 categories)
- Finalizing and Releasing Our Open-source AXI4 IPs (1-3S/B/2-3G) (9 categories)
- Deep neural networks for seizure detection (9 categories)
- EEG artifact detection for epilepsy monitoring (9 categories)
- Design and VLSI Implementation of a Constrained-Viterbi Algorithm Equalizer for 3GPP TD-HSPA (9 categories)
- Autonomus Drones With Novel Sensors And Ultra Wide Band (9 categories)
- Towards a Technology-independent and Synthesizable AXI4 Performance Monitoring and Throttling Unit (1-2S) (9 categories)
- Investigation of Quantization Strategies for Retentive Networks (1S) (9 categories)
- EEG artifact detection with machine learning (9 categories)
- Counter-based Fast Power Estimation using FPGAs (M/1-3S) (9 categories)
- NVDLA meets PULP (9 categories)
- Wireless EEG Acquisition and Processing (9 categories)
- AXI-based Network on Chip (NoC) system (9 categories)
- NeuroSoC RISC-V Component (M/1-2S) (9 categories)
- Extending the HERO RISC-V HPC stack to support multiple devices on heterogeneous SoCs (M/1-3S) (9 categories)
- Ternary Neural Networks for Face Recognition (9 categories)
- Developing a Transposition Unit to Accelerate ML Workloads (1-3S/B) (9 categories)
- ML based Quantitative Movement Analysis on a Portable IoT Camera (1-2S/B) (9 categories)
- An all Standard-Cell Based Energy Efficient HW Accelerator for DSP and Deep Learning Applications (9 categories)
- Wireless In Action Data Streaming in Ski Jumping (1 B/S) (9 categories)
- BLISS - Battery-Less Identification System for Security (9 categories)
- Physics is looking for PULP (9 categories)
- Hardware/software codesign neural decoding algorithm for “neural dust” (9 categories)
- Approximate Matrix Multiplication based Hardware Accelerator to achieve the next 10x in Energy Efficiency: Training Strategy And Algorithmic optimizations (9 categories)
- Flexfloat DL Training Framework (9 categories)
- Investigation of the high-performance multi-threaded OoO IBM A2O Core (1-3S) (9 categories)
- Real-Time Motor-Imagery Classification Using Neuromorphic Processor (9 categories)
- High-Speed Digital-to-Analog Converter (DAC) for massive MIMO testing in 65nm CMOS (9 categories)
- Implementation of a Heterogeneous System for Image Processing on an FPGA (S) (9 categories)
- Trace Debugger for custom RISC-V Core (9 categories)
- Active-Set QP Solver on FPGA (9 categories)
- PULP in space - Fault Tolerant PULP System for Critical Space Applications (9 categories)
- Benchmarking a heterogeneous 217-core MPSoC on HPC applications (M/1-3S) (9 categories)
- Self Aware Epilepsy Monitoring (9 categories)
- Learning Image Decompression with Convolutional Networks (9 categories)
- Exploring NAS spaces with C-BRED (9 categories)
- Writing a Hero runtime for EPAC (1-3S/B) (9 categories)
- High-Speed SAR ADC for next generation wireless communication in 12nm FinFET (9 categories)
- Reliability by Switching the Embedded ISA in Ibex (1-2S/B/1M) (9 categories)
- Skin Coupling Media Characterization For Fitness Tracker Applications (1 B/S) (9 categories)
- MemPool on HERO (1S) (9 categories)
- Adaptively Controlled Polarization And Hysteresis Curve Tracing For Polymer Piezoelectrics (1 S/B) (9 categories)
- Extreme-Edge Experience Replay for Keyword Spotting (9 categories)
- Probing the limits of fake-quantised neural networks (9 categories)
- Efficient Execution of Transformers in RISC-V Vector Machines with Custom HW acceleration (M) (9 categories)
- Monocular Vision-based Object Following on Nano-size Robotic Blimp (9 categories)
- An Efficient Compiler Backend for Snitch (1S/B) (9 categories)
- Creating a Compact Power Supply and Monitoring System for the Occamy Chip (1-3S/B/2-3G) (9 categories)
- Learning at the Edge with Hardware-Aware Algorithms (9 categories)
- ASIC Development of 5G-NR LDPC Decoder (9 categories)
- Adding Linux Support to our DMA Engine (1-2S/B) (9 categories)
- Improved State Estimation on PULP-based Nano-UAVs (9 categories)
- Event-Driven Convolutional Neural Network Modular Accelerator (9 categories)
- On-Device Federated Continual Learning on Nano-Drone Swarms (9 categories)
- Ibex: FPGA Optimizations (8 categories)
- Embedded Gesture Recognition Using Novel Mini Radar Sensors (8 categories)
- A reduction-capable AXI XBAR for fast M-to-1 communication (1M) (8 categories)
- Hardware Accelerators for Lossless Quantized Deep Neural Networks (8 categories)
- High-Throughput Hardware Implementations of Authenticated Encryption Algorithms (8 categories)
- Vector-based Manycore HPC Cluster Exploration for 5G Communication Algorithm (1-2M) (8 categories)
- Radiation Testing of a PULP ASIC (8 categories)
- Contextual Intelligence on Resource-constraint Bluetooth LE IoT Devices (8 categories)
- Event-Driven Vision on an embedded platform (8 categories)
- Autonomous Sensors For Underwater Monitoring In Smart Navy Systems (8 categories)
- Zero Power Touch Sensor and Reciever For Body Communication (8 categories)
- Digital Transmitter for Mobile Communications (8 categories)
- Triple-Core PULPissimo (8 categories)
- Scalable Heterogeneous L1 Memory Interconnect for Smart Accelerator Coupling in Ultra-Low Power Multicores (8 categories)
- Spiking Neural Network for Autonomous Navigation (8 categories)
- 3D Matrix Multiplication Unit for ITA (1S) (8 categories)
- Time Synchronization for 3G Mobile Communications (8 categories)
- Efficient NB-IoT Uplink Design (8 categories)
- A Waypoint-based Navigation System for Nano-Size UAVs in GPS-denied Environments (8 categories)
- Wearables in Fashion (8 categories)
- Real-time View Synthesis using Image Domain Warping (8 categories)
- Creating an At-memory Low-overhead Bufferless Matrix Transposition Accelerator (1-3S/B) (8 categories)
- Accelerating Matrix Multiplication on a 216-core MPSoC (1M) (8 categories)
- PREM Intervals and Loop Tiling (8 categories)
- Hardware Exploration of Shared-Exponent MiniFloats (M) (8 categories)
- High-throughput Embedded System For Neurotechnology in collaboration with INI (8 categories)
- Deep Learning for Brain-Computer Interface (8 categories)
- Smart Patch For Heath Care And Rehabilitation (8 categories)
- System Emulation for AR and VR devices (8 categories)
- Vector Processor for In-Memory Computing (8 categories)
- RazorEDGE: An Evolved EDGE DBB ASIC (8 categories)
- Designing a Power Management Unit for PULP SoCs (8 categories)
- A Wearable System To Control Phone And Electronic Device Without Hands (8 categories)
- Real-time eye movement analysis on a tablet computer (8 categories)
- Short Range Radars For Biomedical Application (8 categories)
- Sub Noise Floor Channel Estimation for the Cellular Internet of Things (8 categories)
- LightProbe - 192cha Multiplexer Stage (Rigid-Flex-PCB Project) (8 categories)
- Using Motion Sensors to Support Indoor Localization (8 categories)
- Extended Verification for Ara (8 categories)
- Precise Ultra-low-power Timer (8 categories)
- Investigating the Cost of Special-Case Handling in Low-Precision Floating-Point Dot Product Units (1S) (8 categories)
- Design of an Area-Optimized Soft-Error Resilient Processing Core for Safety-Critical Systems (1M) (8 categories)
- TCNs vs. LSTMs for Embedded Platforms (8 categories)
- Reading The GSM Beacon Carrier with OsmocomBB and stoneEDGE (8 categories)
- Low Precision Ara for ML (8 categories)
- Physical Implementation of ITA (2S) (8 categories)
- DC-DC Buck converter in 65nm CMOS (8 categories)
- Mapping Networks on Reconfigurable Binary Engine Accelerator (8 categories)
- Accelerator for Boosted Binary Features (8 categories)
- Extending Our DMA Architecture with SiFives TileLink Protocol (1-3S/B) (8 categories)
- Android reliability governor (8 categories)
- Compiler Profiling and Optimizing (8 categories)
- Smart Wearable System For Vital Sign Monitoring Exploiting On Board and Cloud Machine Learning (8 categories)
- Low-Dropout Regulators for Magnetic Resonance Imaging (8 categories)
- EvalEDGE: A 2G Cellular Transceiver FMC (8 categories)
- Adversarial Attacks Against Deep Neural Networks In Wearable Cameras (8 categories)
- FPGA-Based Digital Frontend for 3G Receivers (8 categories)
- Standard Cell Compatible Memory Array Design (8 categories)
- A Wearable Wireless Kidney Function Monitoring System For BioMedical Applications (8 categories)
- DMA Streaming Co-processor (8 categories)
- Integrating an Open-Source Double-Precision Floating-Point DivSqrt Unit into CVFPU (1S) (8 categories)
- LightProbe - CNN-Based-Image-Reconstruction (8 categories)
- Energy Efficient AXI Interface to Serial Link Physical Layer (8 categories)
- Extending our FPU with Internal High-Precision Accumulation (M) (8 categories)
- Predictable Execution on GPU Caches (8 categories)
- Novel Metastability Mitigation Technique (8 categories)
- PVT Dynamic Adaptation in PULPv3 (8 categories)
- Securing Block Ciphers against SCA and SIFA (8 categories)
- Efficient TNN compression (8 categories)
- Open Power-On Chip Controller Study and Integration (8 categories)
- Implementation of a Cache Reliability Mechanism (1S/M) (8 categories)
- Integration Of A Smart Vision System (8 categories)
- Towards global Brain-Computer Interfaces (8 categories)
- VLSI Implementation of a 5G Ciphering Accelerator (8 categories)
- PULP-Shield for Autonomous UAV (8 categories)
- Fitting Power Consumption of an IP-based HLS Approach to Real Hardware (1-3S) (8 categories)
- Pressure and acoustic Smart Sensors Network for Wind Turbines Monitoring (8 categories)
- Runtime partitioning of L1 memory in Mempool (M) (8 categories)
- Design Of A Biomarker Assay Based On Responsive Magnetic Nanoparticles (8 categories)
- WCDMA/HSPA+ Synchronization System Design, Implementation, and Testing (8 categories)
- Autoencoder Accelerator for On-Chip Semi-Supervised Learning (8 categories)
- Efficient collective communications in FlooNoC (1M) (8 categories)
- A Wireless Sensor Network for a Smart Building Monitor and Control (8 categories)
- LightProbe - Frontend Firmware and Control Side Channel (8 categories)
- Neuromorphic Intelligence In An Embedded System in Collaboration with AiCTX (8 categories)
- Extending the RISCV backend of LLVM to support PULP Extensions (8 categories)
- Benchmarking a RISC-V-based Server on LLMs/Foundation Models (SA or MA) (8 categories)
- Edge Computing for Long-Term Wearable Biomedical Systems (8 categories)
- Evaluating The Use of Snitch In The PsPIN RISC-V In-network Accelerator (M) (8 categories)
- All the flavours of FFT on MemPool (1-2S/B) (8 categories)
- Bluetooth Low Energy receiver in 65nm CMOS (8 categories)
- Indoor Positioning with Bluetooth (8 categories)
- Analog Compute-in-Memory Accelerator Interface and Integration (8 categories)
- Wireless Sensing With Long Range Comminication (LoRa) (8 categories)
- Feature Extraction and Architecture Clustering for Keyword Spotting (1S) (8 categories)
- RedCap-5G for IOT application on prototype taped-out silicon (8 categories)
- LightProbe - Implementation of compressed-sensing algorithms (8 categories)
- Energy Efficient Smart Devices For Construction Building Maintenance Hilti Collaboration (8 categories)
- New RVV 1.0 Vector Instructions for Ara (8 categories)
- FPGA System Design for Computer Vision with Convolutional Neural Networks (8 categories)
- Indoor Smart Tracking of Hospital instrumentation (8 categories)
- Optimizing the Pipeline in our Floating Point Architectures (1S) (8 categories)
- Compression of iEEG Data (8 categories)
- Improved Reacquisition for the 5G Cellular IoT (8 categories)
- Thermal Control of Mobile Devices (8 categories)
- Ultra-wideband Concurrent Ranging (8 categories)
- Bringing XNOR-nets (ConvNets) to Silicon (8 categories)
- A mmWave Voltage-Controlled-Oscillator (VCO) for beyond 5G applications (8 categories)
- Ultrasound image data recycler (8 categories)
- Analog building blocks for mmWave manipulation (8 categories)
- Optogenetics And Game Theory Applied To Small Side Bird Using Smart Sensing (8 categories)
- Resilient Brain-Inspired Hyperdimensional Computing Architectures (8 categories)
- Deep Convolutional Autoencoder for iEEG Signals (8 categories)
- SmartRing (8 categories)
- Synchronisation and Cyclic Prefix Handling For LTE Testbed (8 categories)
- Digital Control of a DC/DC Buck Converter (8 categories)
- Transformer Deployment on Heterogeneous Many-Core Systems (8 categories)
- RVfplib (8 categories)
- An Energy Efficient Brain-Computer Interface using Mr.Wolf (8 categories)
- Wearable Smart Camera With Deep Learning Algorithms For Automatic Detecion (8 categories)
- Autonomous Sensing For Trains In The IoT Era (8 categories)
- Real-Time Stereo to Multiview Conversion (7 categories)
- ASIC Implementation of High-Throughput Next Generation Turbo Decoders (7 categories)
- Network-on-Chip for coherent and non-coherent traffic (M) (7 categories)
- Resource-Constrained Few-Shot Learning for Keyword Spotting (1S) (7 categories)
- Implementation of an AES Hardware Processing Engine (B/S) (7 categories)
- Low Power Geolocalization And Indoor Localization (7 categories)
- Serverless Benchmarks on RISC-V (M) (7 categories)
- Study and Development of Intelligent Capability for Small-Size UAVs (7 categories)
- Towards Self-Sustainable Unmanned Aerial Vehicles (7 categories)
- Neural Architecture Search using Reinforcement Learning and Search Space Reduction (7 categories)
- Exploring schedules for incremental and annealing quantization algorithms (7 categories)
- Efficient Digital Signal Processing in High-Channel-Count High-Frame-Rate 3D Ultrasound Imaging Systems (7 categories)
- Radio Signal Direction Detection For Smart Glasses For Augmented Reality Applications (7 categories)
- Designing a Fault-Tolerant On-Chip Interconnect (1-2S/M) (7 categories)
- Low Power Neural Network For Multi Sensors Wearable Devices (7 categories)
- Design of Time-Encoded Spiking Neural Networks (IBM-Zurich) (7 categories)
- Energy-Efficient Brain-Inspired Hyperdimensional Computing (7 categories)
- Combining Multi Sensor Imaging and Machine Learning for Robust Far-Field Vision (7 categories)
- Implementation of the RISC-V Bit Manipulation (RVB) extensions for our RI5CY core (7 categories)
- Linux Driver for fine-grain and low overhead access to on-chip performance counters (7 categories)
- Audio Visual Speech Recognition (1S/1M) (7 categories)
- GDBTrace: A Post-Simulation Trace-Based RISC-V GDB Debugging Server (1S) (7 categories)
- 3D Turbo Decoder ASIC Realization (7 categories)
- Time and Frequency Synchronization in LTE Cat-0 Devices (7 categories)
- Low Power One bit Microphone for Acoustic Imaging Using A Parallel Processor (7 categories)
- An Industrial-grade Bluetooth LE Mesh Network Solution (7 categories)
- Channel Estimation for TD-HSPA (7 categories)
- Development of an implantable Force sensor for orthopedic applications (7 categories)
- Towards The Integration of E-skin into Prosthetic Devices (7 categories)
- Energy-Efficient Edge-Pursuit comparator for ultra-low power ADC (7 categories)
- Combining Spiking Neural Networks with Hyperdimensional Computing for Autonomous Navigation (7 categories)
- Rethinking our Convolutional Network Accelerator Architecture (7 categories)
- A RISC-V ISA Extension for Pseudo Dual-Issue Monte Carlo in Snitch (1M/2S) (7 categories)
- Turbo Equalization for Cellular IoT (7 categories)
- EvaLTE: A 2G/3G/4G Cellular Transceiver FMC (7 categories)
- Virtual Memory Ara (7 categories)
- Audio Visual Speech Separation (1S/1M) (7 categories)
- Putting Together What Fits Together - GrÆStl (7 categories)
- Scan Chain Fault Injection in a PULP SoC (1S) (7 categories)
- Evolved EDGE Physical Layer Incremental Redundancy Architecture (7 categories)
- Realtime Gaze Tracking on Siracusa (7 categories)
- Energy-efficient Circuits for Fully Wireless Brain-machine Interfaces (7 categories)
- Quantum Key Secured 100 Gbit/s Payload Encryption and its High-Speed Network Interfaces (7 categories)
- Implementing A Low-Power Sensor Node Network (7 categories)
- A RISC-V ISA Extension for Scalar Chaining in Snitch (M) (7 categories)
- Visualization of Neural Architecture Search Spaces (7 categories)
- Audio Visual Speech Separation and Recognition (1S/1M) (7 categories)
- Convolution Neural Networks on our Ultra-Low Power Mult-Core Plattform PULP (7 categories)
- Fast Wakeup From Deep Sleep State (7 categories)
- MatPHY: An Open-Source Physical Layer Development Framework (7 categories)
- Modeling High Bandwidth Memory for Rapid Design Space Exploration (1-3S/B) (7 categories)
- Evaluating An Ultra low Power Vision Node (7 categories)
- An Ultra-Low-Power Neuromorphic Spiking Neuron Design (7 categories)
- Hardware/software co-programming on the Parallella platform (7 categories)
- Benchmarking RISC-V-based Accelerator Cards for Inference (multiple SA) (7 categories)
- A Recurrent Neural Network Speech Recognition Chip (7 categories)
- Bluetooth Low Energy network with optimized data throughput (7 categories)
- Covariant Feature Detector on Parallel Ultra Low Power Architecture (7 categories)
- Self-Learning Drones based on Neural Networks (7 categories)
- Implementation of a Coherent Application-Class Multicore System (1-2S) (7 categories)
- Energy Efficient Serial Link (7 categories)
- VLSI Implementation of a Low-Complexity Channel Shortener for 2G EC-GSM-IoT and Evolved EDGE (7 categories)
- Wake Up Radio For Energy Efficient Communication System and IC Design (7 categories)
- Learning Image Compression with Convolutional Networks (7 categories)
- Towards Autonomous Navigation for Nano-Blimps (7 categories)
- Optimal routing for 2D Mesh-based Analog Compute-In-Memory Accelerator Architecture (IBM-Zurich) (7 categories)
- Bandwidth Efficient NEureka (7 categories)
- Interfacing PULP with a Brain-Inspired Ultra-Low Power Spiking Cochlea (7 categories)
- A FPGA-based data streaming system that enables real-time monitoring of cell culture and neuroactivities (7 categories)
- Ara: Update PULP's Vector Processor with the recent RISC-V Vector Extension Development (7 categories)
- SHAre - An application Specific Instruction Set Processor for SHA-2/3 (7 categories)
- Design and Evaluation of a Small Size Avalanche Beacon (7 categories)
- Low-power Temperature-insensitive Timer (7 categories)
- Autonomous Mapping with Nano-Drones UWB and Novel Depth Sensors (7 categories)
- Design of Power-Noise-Efficient Discrete-Time Amplifier Using Open-Source Tools (7 categories)
- Feature Extraction for Speech Recognition (1S) (7 categories)
- Implementation of a NB-IoT Positioning System (7 categories)
- Interference Cancellation for EC-GSM-IoT (7 categories)
- LightProbe - Thermal-Power aware on-head Beamforming (7 categories)
- Digital Beamforming for Ultrasound Imaging (7 categories)
- Autonomous Obstacle Avoidance with Nano-Drones and Novel Depth Sensors (7 categories)
- Ibex: Bit-Manipulation Extension (7 categories)
- Design of Scalable Event-driven Neural-Recording Digital Interface (7 categories)
- Embedded Audio Source Localization Exploiting Coincidence Detection in Asynchronous Spike Streams (7 categories)
- Network-off-Chip (M) (7 categories)
- High-Throughput Authenticated Encryption Architectures based on Block Ciphers (7 categories)
- Design of a Prototype Chip with Interleaved Memory and Network-on-Chip (7 categories)
- Next Generation Channel Decoder (7 categories)
- Design of low mismatch DAC used for VAD (7 categories)
- Efficient Implementation of an Active-Set QP Solver for FPGAs (7 categories)
- A Unified-Multiplier Based Hardware Architecture for Elliptic Curve Cryptography (7 categories)
- Channel Estimation and Equalization for LTE Advanced (6 categories)
- Design of State Retentive Flip-Flops (6 categories)
- Development of a Rockfall Sensor Node (6 categories)
- Exploring features and algorithms for ultra-low-power closed-loop systems for epilepsy control (6 categories)
- Huawei Research (6 categories)
- Satellite Internet of Things (6 categories)
- Karim Badawi (6 categories)
- Ultra Low Power Conversion Circuit For Batteryless Applications (6 categories)
- Infrared Wake Up Radio (6 categories)
- Development of a syringe label reader for the neurocritical care unit (6 categories)
- High-speed Scene Labeling on FPGA (6 categories)
- Linux Driver for built-in ADC using DMA and Programmable Real-Time Unit (PRU) support on Beaglebone Black used as embedded HPC-performance-monitoring device (6 categories)
- A Novel Constrained-Viterbi Algorithm with Linear Equalization and Grouping Assistance (6 categories)
- Minimal Cost RISC-V core (6 categories)
- Advanced Data Movers for Modern Neural Networks (6 categories)
- Freedom from Interference in Heterogeneous COTS SoCs (6 categories)
- Human Intranet (6 categories)
- Improving Resiliency of Hyperdimensional Computing (6 categories)
- On-chip clock synthesizer design and porting (6 categories)
- LightProbe (6 categories)
- Internet of Things SoC Characterization (6 categories)
- Design of a VLIW processor architecture based on RISC-V (6 categories)
- Non-binary LDPC Decoder for Deep-Space Optical Communications (6 categories)
- FFT-based Convolutional Network Accelerator (6 categories)
- Improving Scene Labeling with Hyperspectral Data (6 categories)
- Design of a 25 Gbps SerDes for optical chip-to-chip communication (6 categories)
- Neural Networks Framwork for Embedded Plattforms (6 categories)
- Hyper-Dimensional Computing Based Predictive Maintenance (6 categories)
- Control an external ADC using Programmable Real-Time Unit (PRU) Subsystem on Beaglebone Black used as embedded HPC-performance-monitoring device (6 categories)
- LAPACK/BLAS for FPGA (6 categories)
- Ultrafast Medical Ultrasound imaging on a GPU (6 categories)
- Wireless Biomedical Signal Acquisition Device (6 categories)
- Online Learning of User Features (1S) (6 categories)
- Image and Video Processing (6 categories)
- Signal-Processing and Data-Compression on Beaglebone Black used as embedded HPC-performance-monitoring device (6 categories)
- PREM on PULP (6 categories)
- High Performance Digitally-Assisted Time Domain ADC Design for DPLL used in Cellular IOT (6 categories)
- Taimir Aguacil (6 categories)
- VLSI Implementation Polar Decoder using High Level Synthesis (6 categories)
- High Power Efficient Digitally Controlled Oscillator Design for Cellular IOT (6 categories)
- Design of an LTE Module for the Internet of Things (6 categories)
- Ultra-High-Efficiency Power Supply Management for Ultra-Low-Power Systems on Chip (6 categories)
- Birds Long Term Monitoring With Ultra Low Power Wireless Sensor Node (6 categories)
- Toward Superposition of Brain-Computer Interface Models (6 categories)
- Successive Interference Cancellation for 3G Downlink (6 categories)
