Personal tools

Pages with the most revisions

From iis-projects

Jump to: navigation, search

Showing below up to 100 results in range #1 to #100.

View (previous 100 | next 100) (20 | 50 | 100 | 250 | 500)

  1. Human Intranet‏‎ (176 revisions)
  2. Digital Medical Ultrasound Imaging‏‎ (176 revisions)
  3. Energy Efficient Autonomous UAVs‏‎ (172 revisions)
  4. Deep Learning Projects‏‎ (149 revisions)
  5. Main Page‏‎ (128 revisions)
  6. Integrated Information Processing‏‎ (127 revisions)
  7. PULP‏‎ (108 revisions)
  8. Biomedical Circuits, Systems, and Applications‏‎ (107 revisions)
  9. Digital‏‎ (89 revisions)
  10. IBM Research‏‎ (89 revisions)
  11. Biomedical System on Chips‏‎ (69 revisions)
  12. Flexible Electronic Systems and Embedded Epidermal Devices‏‎ (66 revisions)
  13. Influence of the Initial Filament Geometry on the Forming Step in CBRAM‏‎ (57 revisions)
  14. Autonomous Obstacle Avoidance with Nano-Drones and Novel Depth Sensors‏‎ (55 revisions)
  15. High Performance SoCs‏‎ (53 revisions)
  16. Wearables for Sports and Fitness Tracking‏‎ (52 revisions)
  17. Marco Bertuletti‏‎ (50 revisions)
  18. Integrating Ultrasound Technology into a Fitness Tracking Device (1M, 2 B/S)‏‎ (49 revisions)
  19. Design and Implementation of a Convolutional Neural Network Accelerator ASIC‏‎ (48 revisions)
  20. Benchmarking a heterogeneous 217-core MPSoC on HPC applications (M/1-3S)‏‎ (47 revisions)
  21. Brunn test‏‎ (47 revisions)
  22. Quantum transport in 2D heterostructures‏‎ (44 revisions)
  23. Template‏‎ (43 revisions)
  24. Huawei Research‏‎ (40 revisions)
  25. Real-Time Optical Flow Using Neural Networks‏‎ (38 revisions)
  26. GDBTrace: A Post-Simulation Trace-Based RISC-V GDB Debugging Server (1S)‏‎ (36 revisions)
  27. Multisensory system for performance analysis in ski jumping (M/1-2S/B)‏‎ (33 revisions)
  28. Hyperdimensional Computing‏‎ (33 revisions)
  29. Real-Time ECG Contractions Classification‏‎ (31 revisions)
  30. Analog‏‎ (30 revisions)
  31. Probabilistic training algorithms for quantized neural networks‏‎ (30 revisions)
  32. Design of Scalable Event-driven Neural-Recording Digital Interface‏‎ (29 revisions)
  33. Development Of A Test Bed For Ultrasonic Transducer Characterization (1 S/B)‏‎ (29 revisions)
  34. ASIC Development of 5G-NR LDPC Decoder‏‎ (29 revisions)
  35. Andrea Cossettini‏‎ (29 revisions)
  36. Energy Efficient Serial Link‏‎ (28 revisions)
  37. Probing the limits of fake-quantised neural networks‏‎ (27 revisions)
  38. Real-Time Embedded Systems‏‎ (27 revisions)
  39. Exploring schedules for incremental and annealing quantization algorithms‏‎ (26 revisions)
  40. Skin coupling media characterization for fitnesstracker applications (1 B/S)‏‎ (25 revisions)
  41. Vector-based Parallel Programming Optimization of Communication Algorithm (1-2S/B)‏‎ (24 revisions)
  42. Open Source Baseband Firmware for 2G Cellular Networks‏‎ (24 revisions)
  43. Ultra-wideband Concurrent Ranging‏‎ (24 revisions)
  44. Smart Meters‏‎ (24 revisions)
  45. An Ultra-Low-Power Neuromorphic Spiking Neuron Design‏‎ (24 revisions)
  46. Reading The GSM Beacon Carrier with OsmocomBB and stoneEDGE‏‎ (23 revisions)
  47. Real-Time Stereo to Multiview Conversion‏‎ (22 revisions)
  48. A reduction-capable AXI XBAR for fast M-to-1 communication (1M)‏‎ (21 revisions)
  49. Benjamin Weber‏‎ (21 revisions)
  50. Low-Dropout Regulators for Magnetic Resonance Imaging‏‎ (21 revisions)
  51. Approximate Matrix Multiplication based Hardware Accelerator to achieve the next 10x in Energy Efficiency: Full System Intregration‏‎ (20 revisions)
  52. Design and VLSI Implementation of a Constrained-Viterbi Algorithm Equalizer for 3GPP TD-HSPA‏‎ (20 revisions)
  53. Accelerator for Boosted Binary Features‏‎ (20 revisions)
  54. Accelerator for Spatio-Temporal Video Filtering‏‎ (20 revisions)
  55. Trace Debugger for custom RISC-V Core‏‎ (19 revisions)
  56. Wireless Communication Systems for the IoT‏‎ (19 revisions)
  57. PULP’s CLIC extensions for fast interrupt handling‏‎ (19 revisions)
  58. 4th Generation Synchronization‏‎ (19 revisions)
  59. FFT-based Convolutional Network Accelerator‏‎ (19 revisions)
  60. Improving Scene Labeling with Hyperspectral Data‏‎ (18 revisions)
  61. Flexfloat DL Training Framework‏‎ (18 revisions)
  62. David J. Mack‏‎ (18 revisions)
  63. Mapping Networks on Reconfigurable Binary Engine Accelerator‏‎ (18 revisions)
  64. ASIC Implementation of High-Throughput Next Generation Turbo Decoders‏‎ (18 revisions)
  65. VLSI Implementation of a Low-Complexity Channel Shortener for 2G EC-GSM-IoT and Evolved EDGE‏‎ (18 revisions)
  66. Energy Efficient AXI Interface to Serial Link Physical Layer‏‎ (17 revisions)
  67. Baseband Meets CPU‏‎ (17 revisions)
  68. Fast Accelerator Context Switch for PULP‏‎ (17 revisions)
  69. Streaming Integer Extensions for Snitch (M)‏‎ (17 revisions - redirect page)
  70. Energy Efficient Circuits and IoT Systems Group‏‎ (17 revisions)
  71. Compressed Sensing vs JPEG‏‎ (17 revisions)
  72. BLISS - Battery-Less Identification System for Security‏‎ (17 revisions)
  73. A Snitch-based Compute Accelerator for HERO‏‎ (17 revisions)
  74. Cerebellum: Design of a Programmable Smart-Peripheral for the Ariane Core‏‎ (17 revisions)
  75. Nanoscale Hybrid III-V Plasmonic Laser for Low-Power Photonic ICs‏‎ (17 revisions)
  76. Optimal System Duty Cycling for a Mobile Health Platform‏‎ (16 revisions)
  77. LightProbe‏‎ (16 revisions)
  78. Wireless In Action Data Streaming in Ski Jumping (1 B/S)‏‎ (16 revisions)
  79. Neural Network Algorithms and Interfaces with Accelerators for Embedded Platforms with Real World Applications‏‎ (16 revisions)
  80. 3D Turbo Decoder ASIC Realization‏‎ (16 revisions)
  81. Rethinking our Convolutional Network Accelerator Architecture‏‎ (16 revisions)
  82. Heterogeneous SoCs‏‎ (16 revisions)
  83. Completed‏‎ (15 revisions)
  84. Active-Set QP Solver on FPGA‏‎ (15 revisions)
  85. Digital Transmitter for Mobile Communications‏‎ (15 revisions)
  86. PULP-Shield for Autonomous UAV‏‎ (15 revisions)
  87. Vector Processor for In-Memory Computing‏‎ (15 revisions)
  88. Big Data Analytics Benchmarks for Ara‏‎ (15 revisions)
  89. Elliptic Curve Accelerator for zkSNARKs‏‎ (15 revisions)
  90. Digital Beamforming for Ultrasound Imaging‏‎ (15 revisions)
  91. DMA Streaming Co-processor‏‎ (15 revisions)
  92. Design of an LTE Module for the Internet of Things‏‎ (15 revisions)
  93. Advanced 5G Repetition Combining‏‎ (15 revisions)
  94. Ultra low power wearable ultrasound probe‏‎ (14 revisions)
  95. Application Specific Frequency Synthesizers (Analog/Digital PLLs)‏‎ (14 revisions)
  96. ASIC Design of a Gaussian Message Passing Processor‏‎ (14 revisions)
  97. HW/SW Safety and Security‏‎ (14 revisions)
  98. Physical Implementation of Ara, PULP's Vector Machine (1-2S)‏‎ (14 revisions)
  99. Beamspace processing for 5G mmWave massive MIMO on GPU‏‎ (14 revisions)
  100. Heroino: Design of the next CORE-V Microcontroller‏‎ (14 revisions)

View (previous 100 | next 100) (20 | 50 | 100 | 250 | 500)