Personal tools

Pages without language links

From iis-projects

Jump to: navigation, search

The following pages do not link to other language versions.

Showing below up to 100 results in range #51 to #150.

View (previous 100 | next 100) (20 | 50 | 100 | 250 | 500)

  1. Accelerating Stencil Workloads on Snitch using ISSRs (1-2S/B)
  2. Acceleration and Transprecision
  3. Accelerator for Boosted Binary Features
  4. Accelerator for Spatio-Temporal Video Filtering
  5. Accelerators for object detection and tracking
  6. Accurate deep learning inference using computational memory
  7. Active-Set QP Solver on FPGA
  8. Adaptively Controlled Polarization And Hysteresis Curve Tracing For Polymer Piezoelectrics (1 S/B)
  9. Adding Linux Support to our DMA Engine (1-2S/B)
  10. Advanced 5G Repetition Combining
  11. Advanced Data Movers for Modern Neural Networks
  12. Advanced EEG glasses
  13. Advanced Physical Design: Reinforcement Learning for Macro Placement and Mix-Placer (B/1-2S)
  14. Adversarial Attacks Against Deep Neural Networks In Wearable Cameras
  15. Alias-Free Oscillator Synchronization for Arbitrary Waveforms
  16. Aliasing-Free Wavetable Music Synthesizer
  17. All-Digital In-Memory Processing
  18. All the flavours of FFT on MemPool (1-2S/B)
  19. Ambient RF Energy harvesting for Wireless Sensor Network
  20. An Efficient Compiler Backend for Snitch (1S/B)
  21. An Energy Efficient Brain-Computer Interface using Mr.Wolf
  22. An FPGA-Based Evaluation Platform for Mobile Communications
  23. An FPGA-Based Testbed for 3G Mobile Communications Receivers
  24. An Industrial-grade Bluetooth LE Mesh Network Solution
  25. An RPC DRAM Implementation for Energy-Efficient ASICs (1-2S)
  26. An Ultra-Compact High-Power CMOS Power Amplifier for Millimeter-Wave 5G Communications
  27. An Ultra-Low-Power Neuromorphic Spiking Neuron Design
  28. An all Standard-Cell Based Energy Efficient HW Accelerator for DSP and Deep Learning Applications
  29. Analog
  30. AnalogInt
  31. Analog Compute-in-Memory Accelerator Interface and Integration
  32. Analog IC Design
  33. Analog Layout Engine
  34. Analog building blocks for mmWave manipulation
  35. Analysis and Design of Power Efficient RF/ mm-Wave LC-tank Oscillator in 28nm for 5G communication applications
  36. Analysis of Low-Power Wide Area Network Technologies for the Internet of Things
  37. Andrea Cossettini
  38. Andreas Kurth
  39. Android Software Design
  40. Android reliability governor
  41. Application Specific Frequency Synthesizers (Analog/Digital PLLs)
  42. Approximate Matrix Multiplication based Hardware Accelerator to achieve the next 10x in Energy Efficiency: Full System Intregration
  43. Approximate Matrix Multiplication based Hardware Accelerator to achieve the next 10x in Energy Efficiency: Training Strategy And Algorithmic optimizations
  44. Ara: Update PULP's Vector Processor with the recent RISC-V Vector Extension Development
  45. Artificial Reverberation for Embedded Systems
  46. Assessment of novel photovoltaic architectures by circuit simulation
  47. Atretter
  48. Audio
  49. Audio DAC Conversion Jitter Measurement System
  50. Audio Signal Processing
  51. Audio Video Preprocessing In Parallel Ultra Low Power Platform
  52. Audio Visual Speech Recognition (1S/1M)
  53. Audio Visual Speech Separation (1S/1M)
  54. Audio Visual Speech Separation and Recognition (1S/1M)
  55. Augmenting Our IPs with AXI Stream Extensions (M/1-2S)
  56. Autoencoder Accelerator for On-Chip Semi-Supervised Learning
  57. Automatic unplugging detection for Ultrasound probes
  58. Autonomous Mapping with Nano-Drones UWB and Novel Depth Sensors
  59. Autonomous Obstacle Avoidance with Nano-Drones and Novel Depth Sensors
  60. Autonomous Sensing For Trains In The IoT Era
  61. Autonomous Sensors For Underwater Monitoring In Smart Navy Systems
  62. Autonomous Smart Watches: Hardware and Software Desing
  63. Autonomous Smart Watches: Toward an ultra low power microphone detector with events classification
  64. Autonomus Drones With Novel Sensors And Ultra Wide Band
  65. BCI-controlled Drone
  66. BLISS - Battery-Less Identification System for Security
  67. Bandwidth Efficient NEureka
  68. Bandwidth Extension with Carrier Aggregation for Mobile Gigabit-Communication
  69. Baseband Meets CPU
  70. Baseband Processor Development for 4G IoT
  71. Bateryless Heart Rate Monitoring
  72. Battery indifferent wearable Ultrasound
  73. Beamspace processing for 5G mmWave massive MIMO on GPU
  74. Beat Cadence
  75. Beat DigRF
  76. Benchmarking RISC-V-based Accelerator Cards for Inference (multiple SA)
  77. Benchmarking a RISC-V-based Server on LLMs/Foundation Models (SA or MA)
  78. Benchmarking a heterogeneous 217-core MPSoC on HPC applications
  79. Benchmarking a heterogeneous 217-core MPSoC on HPC applications (M/1-3S)
  80. Benchmarking a heterogeneous 217-core MPSoC on HPC applications (M/1-3S))
  81. Benjamin Sporrer
  82. Benjamin Weber
  83. BigPULP: Multicluster Synchronization Extensions
  84. BigPULP: Shared Virtual Memory Multicluster Extensions
  85. Big Data Analytics Benchmarks for Ara
  86. Biomedical Circuits, Systems, and Applications
  87. Biomedical System on Chips
  88. Biomedical Systems on Chip
  89. BirdGuard
  90. Birds Long Term Monitoring With Ultra Low Power Wireless Sensor Node
  91. Bluetooth Low Energy network with optimized data throughput
  92. Bluetooth Low Energy receiver in 65nm CMOS
  93. Bridging QuantLab with LPDNN
  94. Bringing XNOR-nets (ConvNets) to Silicon
  95. Bringup and Evaluation of an Energy-efficient Heterogeneous Manycore Compute Platform (1-2S)
  96. Brunn test
  97. Build the Fastest 2G Modem Ever
  98. Building an RTL top level for a Mempool-based Heterogeneous SoC (M/1-3S)
  99. CLIC for the CVA6
  100. CMOS power amplifier for field measurements in MRI systems

View (previous 100 | next 100) (20 | 50 | 100 | 250 | 500)

Retrieved from "http://iis-projects.ee.ethz.ch/index.php?title=Special:WithoutInterwiki"